


DS3486 Quad RS-422, RS-423 Line Receiver

Check for Samples: DS3486

FEATURES

- Four Independent Receivers
- TRI-STATE Outputs
- Internal Hysteresis –140 mV (typ)
- Fast Propagation Times -19 ns (typ)
- TTL Compatible Outputs
- 5V Supply
- Pin Compatible and Interchangeable with MC3486

Block and Connection Diagrams



DESCRIPTION

Texas Instruments' quad RS-422, RS-423 receiver features four independent receivers which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible, TRI-STATE structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. A PNP device buffers each output control pin to assure minimum loading for either logic one or logic zero inputs. In addition, each receiver has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.




Figure 1. Dual-In-Line Package
Top View
D-16 (SOIC) Package or NFG0016E (PDIP)
Package

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

<u></u>	
Power Supply Voltage, V _{CC}	8V
Input Common-Mode Voltage, V _{ICM}	±25V
Input Differential Voltage, V _{ID}	±25V
TRI-STATE Control Input Voltage, V _I	8V
Output Sink Current, I _O	50 mA
Storage Temperature, T _{STG}	−65°C to +150°C
Maximum Power Dissipation (3) at 25°C	
Molded PDIP Package	1362 mW
SOIC Package	1002 mW
SOIC Package Thermal Resistance	
θ_{JA}	+124.5°C/W
θ_{JC}	+41.2°C/W

^{(1) &}quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

(3) Derate PDIP molded package 10.2 mW/°C above 25°C. Derate SOIC package 8.01 mW/°C above 25°C.

Operating Conditions

	Max	Min	Units
Power Supply Voltage, V _{CC}	4.75	5.25	V
Operating Temperature, T _A	0	70	°C
Input Common-Mode Voltage	-7.0	7.0	V
Range, V _{ICR}			

Electrical Characteristics (1)

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges. Typical values are for T_A = 25°C, V_{CC} = 5V and V_{IC} = 0V.)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
V _{IH}	Input Voltage—High Logic State (TRI-STATE Control)			2.0			V
V _{IL}	Input Voltage—Low Logic State (TRI-STATE Control)					0.8	V
$V_{TH(D)}$	Differential Input Threshold Voltage		$-7V \le V_{IC} \le 7V$, V_{IH} TRI-STATE = 2V $I_O = -0.4$ mA, $V_{OH} \ge 2.7V$		0.070	0.2	V
			$I_O = 8 \text{ mA}, V_{OL} \ge 0.5 \text{V}$		0.070	-0.2	V
I _{IB (D)}	Input Bias Current		V _{CC} = 0V or 5.25V, Other Inputs at 0V				
JIR (D)			V _I = −10V			-3.25	mA
			V _I = −3V			-1.50	mA
			V _I = 3V			1.50	mA
			V _I = 10V			3.25	mA
	Input Balance		$-7V \le V_{IC} \le 7V, V_{IH(3C)} = 2V,$				
V _{TH(D)} D		V_{OH}	$I_{O} = -0.4 \text{ mA}, V_{ID} = 0.4 \text{V}$	2.7			V
		V _{OL}	$I_{O} = 8 \text{ mA}, V_{ID} = -0.4 \text{V}$			0.5	V

⁽¹⁾ All currents into device pins are shown as positive, out of device pins are negative. All voltages referenced to ground unless otherwise noted.

Submit Documentation Feedback

⁽²⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

⁽²⁾ Refer to EIA RS-422/3 for exact conditions.



Electrical Characteristics (1) (continued)

(Unless otherwise noted, minimum and maximum limits apply over recommended temperature and power supply voltage ranges. Typical values are for $T_A = 25$ °C, $V_{CC} = 5$ V and $V_{IC} = 0$ V.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l _{OZ}	Output TRI-STATE Leakage Current	$V_{I(D)} = 3V$, $V_{IL} = 0.8V$, $V_{OL} = 0.5V$			-40	μA
		$V_{I(D)} = -3V$, $V_{IL} = 0.8V$, $V_{OH} = 2.7V$			40	μA
los	Output Short-Circuit Current	$V_{I(D)} = 3V$, $V_{IH}TRI-STATE = 2V$,	-15		-100	mA
		$V_{O} = 0V,$ (3)				
I _{IL}	Input Current—Low Logic State (TRI-STATE Control)	V _{IL} = 0.5V			-100	μΑ
I _{IH}	Input Current—High Logic State	V _{IH} = 2.7V			20	μA
L H	(TRI-STATE Control)	V _{IH} = 5.25V			100	μA
V _{IC}	Input Clamp Diode Voltage (TRI-STATE Control)	I _{IN} = −10 mA			-1.5	V
I _{CC}	Power Supply Current	All Inputs V _{IL} = 0V			85	mA


⁽³⁾ Only one output at a time should be shorted.

Switching Characteristics

(Unless otherwise noted, $V_{CC} = 5V$ and $T_A = 25$ °C.)


Symbol	Parameter	Min	Тур	Max	Units ns	
t _{PHL(D)}	Propagation Delay Time—Differential Inputs to Output Output High to Low		19	35		
t _{PLH(D)}	Output Low to High		19	30	ns	
t_{PLZ}	TRI-STATE Control to Output Output Low to TRI-STATE		23	35	ns	
t _{PHZ}	Output High to TRI-STATE		25	35	ns	
t _{PZH}	Output TRI-STATE to High		18	30	ns	
t _{PZL}	Output TRI-STATE to Low		20	30	ns	

AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS




Product Folder Links: DS3486






Input pulse characteristics: $t_{TLH} = t_{THL} = 6$ ns (10% to 90%) PRR = 1 MHz, 50% duty cycle

Figure 2. Propagation Delay Differential Input to Output



1.5V for t_{PHZ} and t_{PLZ} 1.5V for t_{PLZ} and t_{PZL} Input pulse characteristics: $t_{TLH} = t_{THL} = 6$ ns (10% to 90%) PRR = 1 MHz, 50% duty cycle



Submit Documentation Feedback






Figure 3. Propagation Delay TRI-STATE Control Input to Output

SNLS354D -MAY 1998-REVISED APRIL 2013



REVISION HISTORY

Ch	nanges from Revision C (April 2013) to Revision D	Page	E
•	Changed layout of National Data Sheet to TI format		5



PACKAGE OPTION ADDENDUM

23-Aug-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS3486M	LIFEBUY	SOIC	D	16	48	TBD	Call TI	Call TI	0 to 70	DS3486M	
DS3486M/NOPB	ACTIVE	SOIC	D	16	48	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS3486M	Samples
DS3486MX/NOPB	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS3486M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





23-Aug-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
[DS3486MX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

www.ti.com 18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS3486MX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.