



#### **FEATURES**

- 2.7V to 5.5V Analog Supply, Low Power:
  - 13.7mW (1MHz, +VA = 3V, +VBD = 1.8V)
- 1MHz Sampling Rate 3V ≤ +VA ≤ 5.5V, 900kHz Sampling Rate 2.7V ≤ +VA ≤ 3V
- Excellent DC Performance:
  - ±0.15LSB Typ, ±0.5LSB Max INL
  - ±0.12LSB Typ, ±0.5LSB Max DNL
  - ±0.8mV Max Offset Error at 3V
  - ±1.25mV Max Offset Error at 5V
- Excellent AC Performance at f<sub>1</sub> = 10kHz with 73.9dB SNR, 93.4dB SFDR, -88.5dB THD
- Built-In Conversion Clock (CCLK)
- 1.65V to 5.5V I/O Supply:
  - SPI™/DSP-Compatible Serial Interface
  - SCLK up to 50MHz
- Comprehensive Power-Down Modes:
  - Deep Power-Down
  - Nap Power-Down
  - Auto Nap Power-Down
- Unipolar Input Range: 0V to V<sub>REE</sub>
- Software Reset
- Global CONVST (Independent of CS)
- Programmable Status/Polarity EOC/INT
- 4 x 4 QFN-16 and TSSOP-16 Packages
- Multi-Chip Daisy-Chain Mode
- Programmable TAG Bit Output
- Auto/Manual Channel Select Mode (ADS7230)

## **APPLICATIONS**

- Communications
- Transducer Interface
- Medical Instruments
- Magnetometers
- Industrial Process Control
- Data Acquisition Systems
- Automatic Test Equipment

## DESCRIPTION


The ADS7229 is a low-power, 12-bit, 1MSPS analog-to-digital converter (ADC) with a unipolar input. The device includes a 12-bit capacitor-based successive approximation register (SAR) ADC with inherent sample-and-hold.

The ADS7230 is based on the same core and includes a 2-to-1 input MUX with a programmable TAG bit output option. Both the ADS7229 and ADS7230 offer a high-speed, wide voltage serial interface and are capable of daisy-chain mode operation when multiple converters are used.

These devices are available in  $4 \times 4$  QFN and TSSOP-16 packages, and are fully specified for operation over the industrial  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.

#### Low Power, High-Speed SAR Converter Family

Type/Speed	500 kSPS	1 MSPS	
16-bit single-ended	Single	ADS8327	ADS8329
16-bit sirigle-erided	Dual	ADS8328	ADS8330
1.4 bit single anded	Single	_	ADS7279
14-bit single-ended	Dual	_	ADS7280
10 hit single anded	Single	_	ADS7229
12-bit single-ended	Dual	_	ADS7230



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	MAXIMUM OFFSET ERROR (mV)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA, QUANTITY				
				4 × 4 QFN-16			ADS7229IRSAT	Small tape and reel, 250				
ADS7229I	±0.5	±0.5	.0 F	±1.25	±1.25	±1.25	4 x 4 QFN-16	S RSA	-40°C to +85°C	ADS7229IRSAR	Tape and reel, 3000	
AD372291	±0.5	±0.5	-				11.25	11.20	TSSOP-16	PW	-40 C to +65 C	ADS7229IPW
				13301-10	DF-10 FW		ADS7229IPWR	Tape and reel, 2000				
				4 × 4 OEN 16	RSA		ADS7230IRSAT	Small tape and reel, 250				
ADS7230I	±0.5	±0.5			±1.25	4 × 4 QFN-16	4 X 4 QFN-10	4 X 4 QFIN-10	KSA	-40°C to +85°C	ADS7230IRSAR	Tape and reel, 3000
AD372301	±0.5	±∪.5	±1.25	TSSOP-16	PW	-40 C (0 +85°C	ADS7230IPW	Tube, 90				
				1330P-16	FVV		ADS7230IPWR	Tape and reel, 2000				

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

			ADS7229, ADS7230	UNIT
	\/_lta_=_	+IN to AGND	-0.3 to +VA + 0.3	V
	Voltage	-IN to AGND	-0.3 to +VA + 0.3	V
		+VA to AGND	-0.3 to 7	V
		+REF to AGND	-0.3 to +VA + 0.3	V
	Voltage range	-REF to AGND	-0.3 to 0.3	V
		+VBD to BDGND	-0.3 to 7	V
		AGND to BDGND	-0.3 to 0.3	V
	Digital input voltage	e to BDGND	-0.3 to +VBD + 0.3	V
	Digital output volta	age to BDGND	-0.3 to +VBD + 0.3	V
$T_A$	Operating free-air	temperature range	-40 to +85	°C
T <sub>STG</sub>	Storage temperatu	ıre range	-65 to +150	°C
T <sub>J</sub> max	Junction temperat	ure	+150	°C
	4 × 4 QFN-16	Power dissipation	$(T_{J}max - T_{A})/\theta_{JA}$	
	package	$\theta_{JA}$ thermal impedance	47	°C/W
	TSSOP-16	Power dissipation	$(T_J max - T_A)/\theta_{JA}$	
	package	$\theta_{JA}$ thermal impedance	86	°C/W

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40$ °C to +85°C, +VA = 4.5V to 5.5V, +VBD = +1.65V to +5.5V,  $V_{REF} = 5V$ , and  $f_{SAMPLE} = 1$ MHz, unless otherwise

			ADS72	229, ADS72	230	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT					
FSR	Full-scale input voltage <sup>(1)</sup>	+IN - (-IN) or (+INx - COM)	0		$V_{REF}$	V
	Absolute input voltage	+IN, +IN0, +IN1	AGND - 0.2		+VA + 0.2	V
	Absolute input voltage	–IN or COM	AGND - 0.2		AGND + 0.2	V
	Input capacitance				45	pF
	Input leakage current	No ongoing conversion, dc input		50		nA
	Input channel isolation, ADS7230 only	At dc		109		dB
	input channel isolation, ADS7230 only	$V_I = \pm 1.25 V_{PP}$ at 50kHz		101		uБ
SYSTEM	PERFORMANCE					
	Resolution			12		Bits
NMC	No missing codes		12			Bits
INL	Integral linearity		-0.5	±0.15	0.5	LSB <sup>(2)</sup>
DNL	Differential linearity		-0.5	±0.12	0.5	LSB <sup>(2)</sup>
Eo	Offset error <sup>(3)</sup>		-1.25	±0.3	1.25	mV
	Offset error drift	FSR = 5V		±0.2		ppm/°C
E <sub>G</sub>	Gain error		-0.1	±0.002	0.1	%FSR
	Gain error drift			±0.5		ppm/°C
CMRR	Common-mode rejection ratio	At dc		70		dB
Civiltit	Common-mode rejection ratio	$V_I = 0.4V_{PP}$ at 1MHz		50		uБ
	Noise			33		$\mu V_{\text{RMS}}$
PSRR	Power-supply rejection ratio	At FFFFh output code <sup>(3)</sup>		78		dB
SAMPLIN	NG DYNAMICS					
$t_{\text{CONV}}$	Conversion time			18		CCLK
t <sub>SAMPLE1</sub>	- Acquisition time	Manual trigger	3			CCLK
t <sub>SAMPLE2</sub>	Acquisition time	Auto trigger		3		COLK
	Throughput rate				1	MHz
	Aperture delay			5		ns
	Aperture jitter			10		ps
	Step response			100		ns
	Overvoltage recovery			100		ns

Ideal input span; does not include gain or offset error. LSB means least significant bit.

Measured relative to an ideal full-scale input [(+IN) - (-IN)] of 4.096V when +VA = 5V.



At  $T_A = -40$ °C to +85°C, +VA = 4.5V to 5.5V, +VBD = +1.65V to +5.5V,  $V_{REF} = 5V$ , and  $f_{SAMPLE} = 1MHz$ , unless otherwise noted.

					29, ADS72			
	PARAI	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAMIC	CHARACTERIS	STICS						
THD	Total harmonic	distortion (4)	$V_{IN} = 5V_{PP}$ at 10kHz		-88.5		dB	
	Total Harmonio	diotortion	$V_{IN} = 5V_{PP}$ at 100kHz		-85.5		ub	
SNR	Signal-to-noise	ratio	$V_{IN} = 5V_{PP}$ at $10kHz$		73.9		dB	
OIVIX	olgilal-to-floise	Tallo	$V_{IN} = 5V_{PP}$ at 100kHz	72	73.8		uБ	
SINAD	Signal-to-noise	ı diatortian	$V_{IN} = 5V_{PP}$ at $10kHz$		73.7		dB	
SINAD	Signal-to-noise	+ distortion	V <sub>IN</sub> = 5V <sub>PP</sub> at 100kHz		73.3		uБ	
CEDD	0		V <sub>IN</sub> = 5V <sub>PP</sub> at 10kHz		93.4		-10	
SFDR	Spurious-free d	ynamic range	V <sub>IN</sub> = 5V <sub>PP</sub> at 100kHz		90.5		dB	
	-3dB small-sig	nal bandwidth			30		MHz	
CLOCK				<u> </u>		<b>"</b>		
	Internal conver	sion clock frequency		21	23	24.5	MHz	
	00114		Used as I/O clock only			50		
	SCLK external serial clock		As I/O clock and conversion clock	1		42	MHz	
EXTERNA	AL VOLTAGE RI	FERENCE INPUT	1	I				
	Input	V <sub>REF</sub> [(REF+) – (REF–)]		0.3		+VA		
$V_{REF}$	reference range	(REF-) – AGND		-0.1		0.1	V	
	Resistance <sup>(5)</sup>		Reference input		40		kΩ	
DIGITAL I	NPUT/OUTPUT							
	Logic family—C	CMOS						
V <sub>IH</sub>	High-level input		5.5V ≥ +VBD ≥ 4.5V	0.65 × (+VBD)		+VBD + 0.3	V	
V <sub>IL</sub>	Low-level input		5.5V ≥ +VBD ≥ 4.5V	-0.3		0.35 × (+VBD)	V	
I <sub>I</sub>	Input current		V <sub>I</sub> = +VBD or BDGND	-50		50	nA	
Cı	Input capacitan	ce			5		pF	
V <sub>OH</sub>	High-level outp		$5.5V \ge +VBD \ge 4.5V$ , $I_O = 100\mu A$	+VBD - 0.6		+VBD	V	
V <sub>OL</sub>	Low-level output	ut voltage	$5.5V \ge +VBD \ge 4.5V$ , $I_O = 100\mu A$	0		0.4	V	
Co	Output capacita	ance			5		pF	
C <sub>L</sub>	Load capacitan	ce				30	pF	
	Data format—s	traight binary						
POWER-S	SUPPLY REQUII	REMENTS		I				
	Power-supply	+VBD		1.65	3.3	5.5	V	
	voltage	+VA		4.5	5	5.5	V	
		L	1MHz sample rate		5.7	7.0		
	Supply current		Nap or Auto Nap mode		0.3	0.5	mA	
			Deep power-down mode		4	1	μА	
	Buffer I/O supply current		1MSPS, BVDD = 1.8V		0.1	0.5	,	
			1MSPS, BVDD = 3V		0.5	1.2	mA	
			AVDD = 5V, BVDD = 1.8V		28.8	36.5		
	Power dissipati	on	AVDD = 5V, BVDD = 3V		30.0	38.6	mW	
TEMPER /	ATURE RANGE		7.7.2.2 - 3v, 5v22 - 3v		50.0	30.0		
		air taran aratus -		40		. 05	00	
Γ <sub>A</sub>	Operating free-	air temperature		-40		+85	°C	

<sup>(4)</sup> Calculated on the first nine harmonics of the input frequency.

<sup>(5)</sup> Can vary ±30%.



## **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40$ °C to +85°C, +VA = 2.7V to 3.6V, +VBD = 1.65V to 1.5 x (+VA),  $V_{REF} = 2.5V$ ,  $f_{SAMPLE} = 1$ MHz for 3V ≤ +VA ≤ 3.6V, and  $f_{SAMPLE} = 900$ kHz for 3V < +VA ≤ 2.7V using external clock, unless otherwise noted.

			ADS7	229, ADS72	30	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUT	·				
FSR	Full-scale input voltage <sup>(1)</sup>	+IN - (-IN) or (+INx - COM)	0		$V_{REF}$	V
	Ab a shirts in more transfer ma	+IN, +IN0, +IN1	AGND - 0.2		+VA + 0.2	V
	Absolute input voltage	–IN or COM	AGND - 0.2 AGND + 0.2			V
	Input capacitance				45	pF
	Input leakage current	No ongoing conversion, dc Input		50		nA
	Input channel inelation, ADC7220 only	At dc		108		dB
	Input channel isolation, ADS7230 only	$V_I = \pm 1.25 V_{PP}$ at $50 kHz$		101		ив
SYSTEM	PERFORMANCE					
	Resolution			12		Bits
	No missing codes		12			Bits
INL	Integral linearity		-0.5	±0.15	0.5	LSB <sup>(2)</sup>
DNL	Differential linearity		-0.5	±0.12	0.5	LSB <sup>(2)</sup>
Eo	Offset error <sup>(3)</sup>		-0.8	±0.07	0.8	mV
	Offset error drift	FSR = 2.5V		±0.1		ppm/°C
E <sub>G</sub>	Gain error		-0.1	±0.008	0.1	%FSR
	Gain error drift			±0.3		ppm/°C
OMDD	0	At dc 70			dB	
CMRR	Common-mode rejection ratio	$V_I = 0.4V_{PP}$ at 1MHz	50			
	Noise			33		$\mu V_{RMS}$
PSRR	Power-supply rejection ratio	At FFFFh output code (3)		78		dB
SAMPLIN	NG DYNAMICS	·				
t <sub>CONV</sub>	Conversion time			18		CCLK
t <sub>SAMPLE1</sub>	A aquicition time	Manual trigger	3			CCLK
t <sub>SAMPLE2</sub>	Acquisition time	Auto trigger		3		CCLK
	The construction of the co	2.7V ≤ +VA < 3.0V			0.9	N.41.1-
	Throughput rate	3.0V ≤ +VA ≤ 3.64V	1		MHz	
	Aperture delay			5		ns
	Aperture jitter			10		ps
	Step response			100		ns
	Overvoltage recovery			100		ns

<sup>(1)</sup> Ideal input span; does not include gain or offset error.

<sup>(2)</sup> LSB means least significant bit.

<sup>(3)</sup> Measured relative to an ideal full-scale input [(+IN) – (-IN)] of 2.5V when +VA = 3V.



At  $T_A = -40$ °C to +85°C, +VA = 2.7V to 3.6V, +VBD = 1.65V to 1.5 × (+VA),  $V_{REF} = 2.5$ V,  $f_{SAMPLE} = 1$ MHz for 3V ≤ +VA ≤ 3.6V, and  $f_{SAMPLE} = 900$ kHz for 3V < +VA ≤ 2.7V using external clock, unless otherwise noted.

				ADS7	229, ADS7230		
	PARAM	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTIC	CS				-	
TUD	T-4-1 b	· - · - · · (4)	$V_{IN} = 2.5V_{PP}$ at 10kHz		-96.8		-ID
THD	Total harmonic dist	ortion(")	$V_{IN} = 2.5V_{PP}$ at 100kHz		-88.4		dB
OND	0: 1: : ::		$V_{IN} = 2.5V_{PP}$ at $10kHz$	72	73.2		i.
SNR	Signal-to-noise ration	0	$V_{IN} = 2.5V_{PP}$ at 100kHz		72		dB
CINIAD	Cirrol to maior and	!_44!	$V_{IN} = 2.5V_{PP}$ at 10kHz		73.1		-ID
SINAD	Signal-to-noise + d	ISTORTION	$V_{IN} = 2.5V_{PP}$ at 100kHz		72.1		dB
CEDD	0		$V_{IN} = 2.5V_{PP}$ at 10kHz		95.9		٦D
SFDR	Spurious-free dyna	imic range	$V_{IN} = 2.5V_{PP}$ at 100kHz		91.5		dB
	-3dB small-signal b	oandwidth			30		MHz
CLOCK							
	Internal conversion	clock frequency		21	23	23.5	MHz
	CCL K automal agri	al alask	Used as I/O clock only			42	MHz
	SCLK external seri	ai ciock	As I/O clock and conversion clock	1		42	IVIHZ
EXTERN	IAL VOLTAGE REFE	RENCE INPUT					
	Input reference range		f <sub>SAMPLE</sub> ≤ 500kSPS, 2.7V ≤ +VA < 3V	0.3		2.525	
			$f_{SAMPLE} \le 500kSPS$ , $3V \le +VA < 3.6V$	0.3		3	
$V_{REF}$			f <sub>SAMPLE</sub> > 500kSPS, 2.7V ≤ +VA < 3V	2.475		2.525	V
			$f_{SAMPLE} > 500kSPS,$ $3V \le +VA \le 3.6V$	2.475		3	
		(REF-) - AGND		-0.1		0.1	
	Resistance <sup>(5)</sup>		Reference input		40		kΩ
DIGITAL	. INPUT/OUTPUT						
	Logic family—CMC	)S					
V <sub>IH</sub>	High-level input vol	ltage	(+VA × 1.5)V ≥ +VBD ≥ 1.65V	0.65 × (+VBD)		+VBD + 0.3	V
V <sub>IL</sub>	Low-level input volt	tage	(+VA × 1.5)V ≥ +VBD ≥ 1.65V	-0.3	0.	35 × (+VBD)	V
I <sub>I</sub>	Input current		V <sub>I</sub> = +VBD or BDGND	-50		50	nA
Cı	Input capacitance				5		pF
V <sub>OH</sub>	High-level output voltage		$(+VA \times 1.5)V \ge +VBD \ge 1.65V$ , $I_O = 100μA$	+VBD - 0.6		+VBD	V
V <sub>OL</sub>	Low-level output vo	bltage	$(+VA \times 1.5)V \ge +VBD \ge 1.65V$ , $I_0 = 100\mu A$	0		0.4	V
Co	Output capacitance	9			5		pF
C <sub>L</sub>	Load capacitance					30	pF
	Data format—straig	ght binary					

<sup>(4)</sup> Calculated on the first nine harmonics of the input frequency.

<sup>(5)</sup> Can vary ±30%.



At  $T_A = -40$ °C to +85°C, +VA = 2.7V to 3.6V, +VBD = 1.65V to 1.5 × (+VA),  $V_{REF} = 2.5V$ ,  $f_{SAMPLE} = 1$ MHz for 3V ≤ +VA ≤ 3.6V, and  $f_{SAMPLE} = 900$ kHz for 3V < +VA ≤ 2.7V using external clock, unless otherwise noted.

			ADS72	229, ADS72	30		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER-SUPPLY REQUIRE	MENTS				"		
	+VBD		1.65	+VA	1.5 × (+VA)	V	
Power-supply voltage	+VA	f <sub>s</sub> ≤ 1MHz	3		3.6	V	
voltago	+VA	f <sub>s</sub> ≤ 900kHz	2.7		3.6	V	
Supply current		1MHz sample rate, 3V ≤ +VA ≤ 3.6V		4.5	6.0		
		900kHz sample rate, 2.7V ≤ +VA ≤ 3V		4.2		mA	
		Nap or Auto Nap mode		0.25	0.4		
		Deep power-down mode		0.001	1	μΑ	
Duffer I/O europhy	a	1MSPS, BVDD = 1.8V		0.1	0.5	т Л	
Buffer I/O supply	current	1MSPS, BVDD = 3V		0.5	1.2	mA	
Dower dissination		AVDD = 3V, BVDD = 1.8V		13.7	18.9	ma\A/	
Power dissipation		AVDD = 3V, BVDD = 3V		15.0	21.6	mW	
EMPERATURE RANGE					<u> </u>		
Γ <sub>A</sub> Operating free-air	temperature		-40		+85	°C	



# TIMING CHARACTERISTICS(1)(2): 5V

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C and +VA = +VBD = 5V, unless otherwise noted.

			ADS	57229, AD	S7230	
	PARAMETER		MIN	TYP	MAX	UNIT
f	Frequency, conversion clock, CCLK	External, f <sub>CCLK</sub> = 1/2 f <sub>SCLK</sub>	0.5		21	MHz
fcclk	Prequency, conversion clock, CCLR	Internal, f <sub>CCLK</sub> = 1/2 f <sub>SCLK</sub>	21	23	24.5	IVII IZ
t <sub>1</sub>	Setup time, falling edge of $\overline{\text{CS}}$ to EOC		1			CCLK
t <sub>2</sub>	Hold time, falling edge of $\overline{\text{CS}}$ to EOC		0			ns
t <sub>CL</sub>	Pulse duration, CONVST low		40			ns
t <sub>3</sub>	Hold time, falling edge of CS to EOS		20			ns
t <sub>4</sub>	Setup time, rising edge of CS to EOS		20			ns
t <sub>5</sub>	Hold time, rising edge of $\overline{\text{CS}}$ to EOS		20			ns
t <sub>6</sub>	Setup time, falling edge of $\overline{\text{CS}}$ to first falling SCLK		5			ns
t <sub>SCLKL</sub>	Pulse duration, SCLK low		8		t <sub>SCLK</sub> - 8	ns
t <sub>SCLKH</sub>	Pulse duration, SCLK high		8		t <sub>SCLK</sub> - 8	ns
		I/O clock only	20			
		I/O and conversion clock	23.8		2000	
t <sub>SCLK</sub>	Cycle time, SCLK	I/O clock, chain mode	20			ns
		I/O and conversion clock, chain mode	23.8		2000	
t <sub>H2</sub>	Hold time, falling edge of SCLK to SDO invalid	10pF load	2			ns
t <sub>D1</sub>	Delay time, falling edge of SCLK to SDO valid	10pF load			10	ns
t <sub>D2</sub>	Delay time, falling edge of $\overline{\text{CS}}$ to SDO valid, SDO MSB output	10pF load			8.5	ns
t <sub>S1</sub>	Setup time, SDI to falling edge of SCLK		8			ns
t <sub>H1</sub>	Hold time, SDI to falling edge of SCLK		4			ns
t <sub>D3</sub>	Delay time, rising edge of $\overline{\text{CS}}/\text{FS}$ to SDO $\text{t}_{\text{D3}}$ 3-state				5	ns
t <sub>7</sub>	Setup time, 16th falling edge of SCLK before rising edge of CS/FS		10			ns

<sup>(1)</sup> All input signals are specified with  $t_r = t_f = 1.5$ ns (10% to 90% of VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagrams.



# TIMING CHARACTERISTICS(1)(2): 1.8V


All specifications typical at -40°C to 85°C, +VA = 2.7 V, and +VBD = 1.8V, unless otherwise noted.

			ADS	7229, AD	S7230	
	PARAMETER	MIN	TYP	MAX	UNIT	
		External, $3V \le +VA \le 3.6V$ , $f_{CCLK} = 1/2 f_{SCLK}$	0.5		21	
$f_{\text{CCLK}}$	Frequency, conversion clock, CCLK	External, $2.7V \le +VA \le 3V$ , $f_{CCLK} = 1/2 f_{SCLK}$	0.5		18.9	MHz
		Internal, $f_{CCLK} = 1/2 f_{SCLK}$	20	22.3	23.5	
t <sub>1</sub>	Setup time, falling edge of $\overline{\text{CS}}$ to EOC		1			CCLK
$t_2$	Hold time, falling edge of CS to EOC		0			ns
t <sub>CL</sub>	Pulse duration, CONVST low		40			ns
t <sub>3</sub>	Hold time, falling edge of CS to EOS		20			ns
t <sub>4</sub>	Setup time, rising edge of $\overline{\text{CS}}$ to EOS		20			ns
t <sub>5</sub>	Hold time, rising edge of $\overline{\text{CS}}$ to EOS		20			ns
t <sub>6</sub>	Setup time, falling edge of $\overline{\text{CS}}$ to first $\text{t}_{6}$ falling SCLK		5			ns
t <sub>SCLKL</sub>	Pulse duration, SCLK low		8		t <sub>SCLK</sub> - 8	ns
t <sub>SCLKH</sub>	Pulse duration, SCLK high		8		t <sub>SCLK</sub> - 8	ns
	Cycle time CCLV	All modes, 3V ≤ +VA ≤ 3.6V	23.8		2000	
t <sub>SCLK</sub>	Cycle time, SCLK	All modes, 2.7V ≤ +VA < 3V	26.5		2000	ns
t <sub>H2</sub>	Hold time, falling edge of SCLK to SDO invalid	10pF load	7.5			ns
t <sub>D1</sub>	Delay time, falling edge of SCLK to SDO valid	10pF load			16	ns
	Delay time, falling edge of CS to SDO valid,	10pF load, 2.7V ≤ +VA ≤ 3V			13	
t <sub>D2</sub>	SDO MSB output	10pF load, 3V ≤ +VA ≤ 3.6V			11	ns
t <sub>S1</sub>	Setup time, SDI to falling edge of SCLK		8			ns
t <sub>H1</sub>	Hold time, SDI to falling edge of SCLK		4			ns
t <sub>D3</sub>	Delay time, rising edge of $\overline{\text{CS}}/\text{FS}$ to SDO 3-state				8	ns
t <sub>7</sub>	Setup time, 16th falling edge of SCLK t <sub>7</sub> before rising edge of CS/FS		10			ns


<sup>(1)</sup> All input signals are specified with  $t_r = t_f = 1.5$ ns (10% to 90% of VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagrams.



#### **PIN ASSIGNMENTS**



**CAUTION:** The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.





## **ADS7229 Terminal Functions**

	N	0.				
NAME	QFN	TSSOP	I/O	DESCRIPTION		
AGND	15	5	_	Analog ground		
BDGND	8	14	_	Interface ground		
CONVST	3	9	- 1	Freezes sample-and-hold, starts conversion with next rising edge of internal clock		
EOC/INT/CDI	4	10	I/O	Status output. If programmed as EOC, this pin is low (default) when a conversion is progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and valid data are to be output. The polarity of EOC or INT is programmable. This pin can also be used as a chain data input when the device is operated in daisy-chain mode.		
FS/CS	5	11	I	Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface slave select (SS–).		
+IN	13	3	- 1	Noninverting input		
-IN	14	4	I	Inverting input; usually connected to ground		
NC	2	8	_	No connection		
REF+ (REFIN)	1	7	1	External reference input		
REF-	16	6	I	Connect to AGND through individual via		
RESERVED	12	2	- 1	Connect to AGND or +VA		
SCLK	9	15	I	Clock for serial interface		
SDI	6	12	I	Serial data in		
SDO	7	13	0	Serial data out		
+VA	11	1		Analog supply, +2.7V to +5.5VDC		
+VBD	10	16		Interface supply		

## **ADS7230 Terminal Functions**

	N	Ю.				
NAME	QFN	TSSOP	1/0	DESCRIPTION		
AGND	15	5	_	Analog ground		
BDGND	8	14	_	Interface ground		
COM	14	4	- 1	Common inverting input; usually connected to ground		
CONVST	3	9	- 1	Freezes sample-and-hold, starts conversion with next rising edge of internal clock		
EOC/INT/CDI	4	10	I/O	Status output. If programmed as EOC, this pin is low (default) when a conversion is in progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and valid data are to be output. The polarity of EOC or INT is programmable. This pin can also be used as a chain data input when the device is operated in daisy-chain mode.		
FS/CS	5	11	I	Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface		
+IN1	12	2	I	Second noninverting input		
+IN0	13	3	- 1	First noninverting input		
NC	2	8	_	No connection.		
REF+ (REFIN)	1	7	I	External reference input		
REF-	16	6	I	Connect to AGND through individual via		
SCLK	9	15	I	Clock for serial interface		
SDI	6	12	I	Serial data in (conversion start and reset possible)		
SDO	7	13	0	Serial data out		
+VA	11	1		Analog supply, +2.7V to +5.5VDC		
+VBD	10	16		Interface supply		



MANUAL TRIGGER/READ While Sampling (use internal CCLK, EOC, and INT polarity programmed as active low)




Figure 1. Timing for Conversion and Acquisition Cycles for Manual Trigger (Read While Sampling)

MANUAL TRIGGER/READ While Converting (use internal CCLK, EOC, and INT polarity programmed as active low)




Figure 2. Timing for Conversion and Acquisition Cycles for Manual Trigger (Read While Converting)



AUTO TRIGGER/READ While  $\underline{\text{Con}}$  verting (use internal CCLK, EOC, and  $\overline{\text{INT}}$  polarity programmed as active low)




Figure 3. Timing for Conversion and Acquisition Cycles for Autotrigger (Read While Converting)




Figure 4. Detailed SPI Transfer Timing



MANUAL TRIGGER/READ While Converting (use internal CCLK, EOC, and  $\overline{\text{INT}}$  polarity programmed as active low, TAG enabled, auto channel select)





Figure 5. Simplified Dual Channel Timing



## TYPICAL CHARACTERISTICS

 $At - 40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{REF}[(REF+) - (REF-)] = 5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$  when +VA = +VBD = 5V or  $V_{REF}[(REF+) - (REF-)] = 2.5V$ +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 100kHz for ac curves with 5V supply, and f<sub>I</sub> = 10kHz for ac curves with 3V supply, unless otherwise noted.







Figure 6.





**DIFFERENTIAL NONLINEARITY vs EXTERNAL CLOCK FREQUENCY** 





Figure 8.

# INTEGRAL NONLINEARITY vs EXTERNAL CLOCK FREQUENCY



DIFFERENTIAL NONLINEARITY vs EXTERNAL CLOCK FREQUENCY





Figure 11.



 $At - 40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF-)] = 2.5V when +VBD = 2.5V when +VBD = 2.5V when +VBD = 2 +VBD = 3V,  $f_{SCLK} = 42MHz$ , or  $V_{REF} = 2.5$  when +VA = +VBD = 2.7V,  $f_{SCLK} = 37.8MHz$ , and  $f_{I} = dc$  for dc curves,  $f_{I} = 100kHz$ for ac curves with 5V supply, and  $f_1 = 10$ kHz for ac curves with 3V supply, unless otherwise noted.







Figure 12.



GAIN ERROR vs FREE-AIR TEMPERATURE





Figure 14.



**POWER-SUPPLY REJECTION RATIO** 

Figure 15.





Figure 17.



 $At -40 ^{\circ}C \ to \ +85 ^{\circ}C, \ V_{REF} \ [(REF+) - (REF-)] = 5V \ when \ +VA = +VBD = 5V \ or \ V_{REF} \ [(REF+) - (REF-)] = 2.5V \ when \ +VA = +VBD = 3V, \ f_{SCLK} = 42MHz, \ or \ V_{REF} = 2.5 \ when \ +VA = +VBD = 2.7V, \ f_{SCLK} = 37.8MHz, \ and \ f_I = dc \ for \ dc \ curves, \ f_I = 100kHz$ for ac curves with 5V supply, and  $f_1 = 10$ kHz for ac curves with 3V supply, unless otherwise noted.








Figure 19.




Figure 20.





Figure 21. SIGNAL-TO-NOISE AND DISTORTION

vs FULL-SCALE RANGE




76  $f_{IN} = 10kHz$ 5V 74 SINAD (dB) 72 3V 70 68 66


5


0





At  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 100kHz for ac curves with 5V supply, and  $f_{I}$  = 10kHz for ac curves with 3V supply, unless otherwise noted.





















At  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 10kHz for ac curves with 5V supply, and  $f_{I}$  = 10kHz for ac curves with 3V supply, unless otherwise noted.





















At  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 10kHz for ac curves with 5V supply, and  $f_{I}$  = 10kHz for ac curves with 3V supply, unless otherwise noted.


















At  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 100kHz for ac curves with 5V supply, and  $f_{I}$  = 10kHz for ac curves with 3V supply, unless otherwise noted.





At  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{REF}$  [(REF+) - (REF-)] = 5V when +VA = +VBD = 5V or  $V_{REF}$  [(REF+) - (REF-)] = 2.5V when +VA = +VBD = 3V,  $f_{SCLK}$  = 42MHz, or  $V_{REF}$  = 2.5 when +VA = +VBD = 2.7V,  $f_{SCLK}$  = 37.8MHz, and  $f_{I}$  = dc for dc curves,  $f_{I}$  = 10kHz for ac curves with 5V supply, and  $f_{I}$  = 10kHz for ac curves with 3V supply, unless otherwise noted.







Figure 49.






Figure 51.




Figure 52.



#### THEORY OF OPERATION

The ADS7229 and ADS7230 are two high-speed, low power, successive approximation register (SAR) analog-to-digital converters (ADCs) that use an external reference. The architecture is based on charge redistribution, which inherently includes a sample-and-hold function.

These devices have an internal clock that is used to run the conversion; these devices can also be programmed to run the conversion based on the external serial clock, SCLK.

The ADS7229 has one analog input. The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both +IN and -IN inputs are disconnected from any internal function.

The ADS7230 has two inputs. Both inputs share the same common pin, COM. The negative input is the same as the –IN pin for the ADS7229. The ADS7230 can be programmed to select a channel manually or can be programmed into the auto channel select mode to sweep between channel 0 and channel 1 automatically.

Throughout this document, the term ADS7229/30 refers to both devices, unless specifically noted otherwise.

#### **ANALOG INPUT**

When the converter enters before hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is limited between AGND - 0.2V and AGND + 0.2V, allowing the input to reject small signals that are common to both the +IN and -IN inputs. The +IN input has a range of -0.2V to ( $V_{REF}$  + 0.2V). The input span [(+IN) - (-IN)] is limited to 0V to  $V_{REF}$ .

The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS7229/30 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (45pF) to a 12-bit settling level within the minimum acquisition time (120ns). When the converter goes into hold mode, the input impedance is greater than  $1G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the +IN and -IN inputs and the span [(+IN) - (-IN)] should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used. Care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this input matching is not observed, the two inputs could have different settling times. This difference may result in an offset error, gain error, and linearity errors that change with temperature and input voltage.




Figure 53. Input Equivalent Circuit



## **Driver Amplifier Choice**

The analog input to the converter must be driven with a low-noise operational amplifier such as the THS4031 or OPA365. An RC filter is recommended at the input pins to low-pass filter the noise from the source. Two  $20\Omega$  resistors and a 470pF capacitor are recommended. The input to the converter is a unipolar input voltage in the range of 0V to  $V_{REF}$ . The minimum –3dB bandwidth of the driving operational amplifier can be calculated as:

$$f_{3db} = (ln(2) \times (n + 1))/(2\pi \times t_{ACQ})$$

where n is equal to 12, the resolution of the ADC (in the case of the ADS7229/30). When  $t_{ACQ} = 120$ ns (minimum acquisition time), the minimum bandwidth of the driving amplifier is 12MHz. The bandwidth can be relaxed if the acquisition time is increased by the application. The OPA365 or THS4031 from Texas Instruments are recommended. The THS4031 used in the source follower configuration to drive the converter is shown in a typical input drive configuration, Figure 54. For the ADS7230, a series resistor of  $0\Omega$  should be used on the COM input (or no resistor at all).

## **Bipolar to Unipolar Driver**

In systems where the input is bipolar, the THS4031 can be used in the inverting configuration with an additional dc bias applied to its positive input to keep the input to the ADS7229/30 within the rated operating voltage range. This configuration is also recommended when the ADS7229/30 is used in signal processing applications where good SNR and THD performance are required. The dc bias can be derived from the REF5025 or the REF5040 reference voltage ICs. The input configuration shown in Figure 55 is capable of delivering better than 72dB SNR and –88.5dB THD at an input frequency of 10kHz. If bandpass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the bandpass filter is small in order to keep the distortion introduced by the filter minimal. In such cases, the gain of the circuit shown in Figure 55 can be increased to keep the input to the ADS7229/30 large in order to maintain a high SNR of the system. Note that the gain of the system from the positive input to the output of the THS4031 in such a configuration is a function of the ac signal gain. A resistor divider can be used to scale the output of the REF5025 or REF5040 to reduce the voltage at the dc input to the THS4031 to maintain the voltage at the converter input within its rated operating range.




Figure 54. Unipolar Input Drive Configuration




Figure 55. Bipolar Input Drive Configuration



#### REFERENCE

The ADS7229/30 must operate with an external reference with a range from 0.3V to 5V. A clean, low-noise, well-decoupled reference voltage on this pin is required to ensure good converter performance. A low-noise bandgap reference such as the REF5040 can be used to drive this pin. A  $22\mu F$  ceramic decoupling capacitor is required between the REF+ and REF- pins of the converter. These capacitors should be placed as close as possible to the device pins. REF- should be connected to its own via to the analog ground plane with the shortest possible distance. A series resistor between the reference and the REF50xx is neither required (because the REF50xx is capable of driving a  $22\mu F$  capacitor while maintaining stability) nor recommended (due to additional nonlinearity); see also Figure 68.

#### **CONVERTER OPERATION**

The ADS7229/30 has an oscillator that is used as an internal clock that controls the conversion rate. The frequency of this clock is 21MHz minimum. The oscillator is always on unless the device is in the deep power-down state or the device is programmed for using SCLK as the conversion clock (CCLK). The minimum acquisition (sampling) time takes 3 CCLKs (equivalent to 143ns at 21MHz) and the conversion time takes 18 conversion clocks (CCLK) or approximately 857ns at 21MHz to complete one conversion.

The conversion can also be programmed to run based on the external serial clock, SCLK. This option allows a system designer to achieve system synchronization. The serial clock SCLK, is first reduced to 1/2 of its frequency before it is used as the conversion clock (CCLK). For example, with a 42MHz SCLK, this reduction provides a 21MHz clock for conversions. If it is desired to start a conversion at a specific rising edge of SCLK when the external SCLK is programmed as the source of the conversion clock (and manual conversion start is selected), the setup time between CONVST and that rising SCLK edge should be observed. This configuration ensures that the conversion is complete in 18 CCLKs (or 36 SCLKs). The minimum setup time is 20ns to ensure synchronization between CONVST and SCLK. In many cases, the conversion can start one SCLK period (or CCLK) later, which results in a conversion of 19 CCLKs (or 37 SCLKs). The 20ns setup time is not required if the synchronization is not critical in the application.

The duty cycle of SCLK is not critical as long as it meets the minimum high and low time requirements of 8ns. The ADS7229/30 is designed for high-speed applications; therefore, a higher serial clock (SCLK) must be supplied to be able to sustain the high throughput with the serial interface. As a result, the clock period of SCLK must be at most  $1\mu s$  (when used as the conversion clock, CCLK). The minimum clock frequency is also governed by the parasitic leakage of the capacitive digital-to-analog (CDAC) capacitors internal to the ADS7229/30.




Figure 56. Converter Clock

## **Manual Channel Select Mode**

The conversion cycle starts with selecting an acquisition channel by writing a channel number to the command register, CMR. The command length can be as short as four SCLKs.



#### **Auto Channel Select Mode**

Channel selection can also be done automatically if auto channel select mode is enabled. This mode is the default channel select mode. The dual channel converter, ADS7230, has an onboard 2-to-1 MUX. If the device is programmed for auto channel select mode, then signals from channel 0 and channel 1 are acquired with a fixed order. Channel 0 is accessed first in the next cycle after the command cycle that configured CFR\_D11 to '0'.

#### Start of a Conversion

The end of sampling instance (EOS) or acquisition is the same as the start of a conversion. This event is initiated by bringing the CONVST pin low for a minimum of 40ns. After the minimum requirement has been met, the CONVST pin can be brought high. CONVST acts independently of FS/CS so it is possible to use one common CONVST for applications that require a simultaneous sample/hold with multiple converters. The ADS7229/30 switches from sample to hold mode on the falling edge of the CONVST signal. The ADS7229/30 requires 18 conversion clock (CCLK) edges to complete a conversion. The conversion time is equivalent to 857ns with a 21MHz internal clock. The minimum time between two consecutive CONVST signals is 21 CCLKs.

A conversion can also be initiated without using  $\overline{\text{CONVST}}$  if it is so programmed (CFR\_D9 = 0). When the converter is configured as an auto trigger, the next conversion automatically starts three conversion clocks (CCLK) after the end of a conversion. These three conversion clocks are used as the acquisition time. In this case, the time to complete one acquisition and conversion cycle is 21 CCLKs. Table 1 summarizes the different conversion modes.

**Table 1. Different Types of Conversion** 

MODE	SELECT CHANNEL	START CONVERSION	
Automatic	Auto Channel Select <sup>(1)</sup>	Auto Trigger	
	No need to write channel number to the CMR. Use internal sequencer for the ADS7230.	Start a conversion based on the conversion clock CCLK.	
Manual	Manual Channel Select	Manual Trigger	
	Write the channel number to the CMR.	Start a conversion with CONVST.	

<sup>(1)</sup> Auto channel select should be used with the TAG bit enabled.

## Status Output EOC/INT

When the status pin is programmed as EOC and the polarity is set as active low, the pin works in the following manner: The EOC output goes low immediately after CONVST goes low when the manual trigger is programmed. EOC stays low throughout the conversion process and returns high when the conversion ends. The EOC output goes low for three conversion clocks after the previous rising edge of EOC, if auto trigger is programmed.

This status pin is programmable. It can be used as an EOC output (CFR\_D[7:6] = 1, 1) where the low time is equal to the conversion time. This status pin can also be used as INT (CFR\_D[7:6] = 1, 0), which is set low as the end of a conversion is brought high (cleared) by the next read cycle. The polarity of this pin, used as either function (EOC or INT), is programmable through CFR\_D7.



#### **Power-Down Modes**

The ADS7229/30 has a comprehensive, built-in power-down feature. There are three power-down modes: Deep power-down mode, Nap power-down mode, and Auto nap power-down mode. All three power-down modes are enabled by setting the related CFR bits. The first two power-down modes are activated when enabled. A wakeup command, 1011b, resumes device operation from a power-down mode. Auto nap power-down mode works slightly differently. When the converter is enabled in Auto nap power-down mode, an end of conversion instance (EOC) puts the device into auto nap power-down. The beginning of sampling resumes converter operation. The contents of the configuration register are not affected by any of the power-down modes. Any ongoing conversion when nap or deep power-down is activated is aborted.




Figure 57. Typical Analog Supply Current Drop versus Time After Power-Down

#### Deep Power-Down Mode

Deep power-down mode can be activated by writing to configuration register bit CFR\_D2. When the device is in Deep power-down mode, all blocks except the interface are in power-down. The external SCLK is blocked to the analog block. The analog blocks no longer have bias currents and the internal oscillator is turned off. In this mode, supply current falls from 5.7mA to 4nA in 100ns. The wake-up time after a deep power-down is 1µs. When bit D2 in the configuration register is set to '0', the device is in Deep power-down. Setting this bit to '1' or sending a wake-up command resumes the converter operation from the Deep power-down state.

#### Nap Mode

In Nap mode, the ADS7229/30 turns off biasing of the comparator and the mid-voltage buffer. In this mode, supply current falls from 5.7mA in normal mode to about 0.3mA in 200ns after the configuration cycle. The wake-up (resume) time from Nap power-down mode is 3 CCLKs (143ns with a 21MHz conversion clock). As soon as the CFR\_D3 bit in the control register is set to '0', the device goes into Nap power-down mode, regardless of the conversion state. Setting this bit to '1' or sending a wake-up command resumes converter operation from the Nap power-down state.



#### Auto Nap Mode

Auto nap mode is almost identical to nap mode. The only difference is the time when the device is actually powered down and the method used to wake up the device. Configuration register bit D4 is only used to enable/disable Auto nap mode. If Auto nap mode is enabled, the device turns off the biasing after the conversion has finished; that is, the end of conversion activates Auto nap power-down mode. Supply current falls from 5.7mA in normal mode to about 0.3mA in 200ns. A CONVST command resumes the device and turns on the biasing on again in 3 CCLKs (143ns with a 21MHz conversion clock). The device can also be woken up by disabling auto nap mode when bit D4 of the configuration register is set to '1'. Any channel select command 0XXXb, a wake-up command, or the set default mode command 1111b can also wake up the device from Auto nap power-down. Table 2 compares the various power-down modes.

#### NOTE:

- 1. This wake-up command is the word 1011b in the command word. This command sets bits D2 and D3 to '1' in the configuration register, but not D4. A wake-up command removes the device from any of these power-down states, Deep/Nap/Auto nap power-down.
- 2. Wake-up time is defined as the time between when the host processor tries to wake up the converter and when a conversion start can occur.

**Table 2. Power-Down Mode Comparisons** 

TYPE OF POWER-DOWN	SUPPLY CURRENT AT 5V/3V	ACTIVATED BY	TIME TO POWER-DOWN (ns)	WAKE-UP BY	WAKE-UP TIME	ENABLE
Normal operation	5.7mA/4.5mA					
Deep power-down	4nA/1nA	Setting CFR	100	Woken up by command 1011b	1μs	Set CFR
Nap power-down	0.3mA/0.25mA	Setting CFR	200	Woken up by command 1011b	3 CCLKs	Set CFR
Auto nap power-down	0.3mA/0.25mA	EOC (end of conversion)	200	Woken up by CONVST, any channel select command, default command 1111b, or wake up command 1011b.	3 CCLKs	Set CFR




Figure 58. Read While Converting versus Read While Sampling (Manual Trigger)




Figure 59. Read While Converting versus Read While Sampling with Deep or Nap Power-Down




Figure 60. Read While Converting with Auto Nap Power-Down

Total Acquisition + Conversion Cycle Time:

Auto trigger: = 21 CCLKs

Manual: ≥ 21 CCLKs

Manual + deep ≥ 4 SCLK + 100μs + 3 CCLK + 18 CCLK +16 SCLK + 1μs

power-down:

Manual + nap power-down: ≥ 4 SCLK + 3 CCLK + 18 CCLK +16 SCLK

Manual + auto nap ≥ 1 CCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use CONVST to resume)

power-down:

Manual + auto nap ≥ 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use wake up to resume) power-down:



#### **DIGITAL INTERFACE**

The serial clock is designed to accommodate the latest high-speed processors with an SCLK frequency up to 50MHz. Each cycle starts with the falling edge of FS/ $\overline{CS}$ . The internal data register content that is made available to the output register at the EOC (presented on the SDO output pin at the falling edge of FS/ $\overline{CS}$ ) is the MSB. Output data are valid at the falling edge of SCLK with a  $t_{d(SCLKF-SDOVALID)}$  delay so that the host processor can read it at the falling edge. Serial data input is also read at the falling edge of SCLK.

The complete serial I/O cycle starts with the first falling edge of SCLK after the falling edge of FS/ $\overline{CS}$  and ends 16 falling edges of SCLK later (see NOTE). The serial interface is very flexible. It works with CPOL = 0, CPHA = 1 or CPOL = 1, CPHA = 0. This flexibility means the falling edge of FS/ $\overline{CS}$  may fall while SCLK is high. The same relaxation applies to the rising edge of FS/ $\overline{CS}$  where SCLK may be high or low as long as the last SCLK falling edge occurs before the rising edge of FS/ $\overline{CS}$ .

#### NOTE:

There are cases where a cycle is 4 SCLKs or up to 24 SCLKs depending on the read mode combination. See Table 3 and Table 6 for details.

## **Internal Register**

The internal register consists of two parts, 4 bits for the command register (CMR) and 12 bits for configuration data register (CFR).

D[15:12]	HEX	COMMAND	D[11:0]	WAKE-UP FROM AUTO NAP	MINIMUM SCLKs REQUIRED	R/W
0000b	0h	Select analog input channel 0 <sup>(2)</sup>	Don't care	Y	4	W
0001b	1h	Select analog input channel 1 (2)	Don't care	Y	4	W
0010b	2h	Don't care	Don't care	_	_	-
0011b	3h	Don't care	Don't care	_	_	_
0100b	4h	Don't care	Don't care	_	_	_
0101b	5h	Don't care	Don't care	-	-	_
0110b	6h	Don't care	Don't care	_	_	-
0111b	7h	Don't care	Don't care	_	_	-
1000b	8h	Reserved for factory test, don't use	Reserved	_	_	_
1001b	9h	Reserved for factory test, don't use	Reserved	_	_	_
1010b	Ah	Reserved for factory test, don't use	Reserved	_	_	-
1011b	Bh	Wake up	Don't care	Y	4	W
1100b	Ch	Read CFR	Don't care	_	16	R
1101b	Dh	Read data	Don't care	_	12	R
1110	Eh	Write CFR	CFR value	-	16	W
1111b	Fh	Default mode (load CFR with default value)	Don't care	Υ	4	W

<sup>(1)</sup> When SDO is not in 3-state mode (FS/CS low), the bits from SDO are always part of a conversion result (depending on how many SCLKs are supplied).

## WRITING TO THE CONVERTER

There are two different types of writes to the register, a 4-bit write to the CMR and a full 16-bit write to the CMR plus CFR. The command set is listed in Table 3. A simple command requires only 4 SCLKs and the write takes effect at the fourth falling edge of SCLK. A 16-bit write or read takes at least 16 SCLKs (see Table 6 for exceptions that require more than 16 SCLKs).

<sup>(2)</sup> These two commands apply to the ADS7230 only.



## Configuring the Converter and Default Mode

The converter can be configuring with command 1110b (write to the CFR) or command 1111b (default mode). A write to the CFR requires a 4-bit command followed by 12 bits of data. A 4-bit command takes effect at the fourth falling edge of SCLK. A CFR write takes effect at the 16th falling edge of SCLK.

A default mode command can be achieved by simply tying SDI to +VBD. As soon as the chip is selected, at least four '1's are clocked in by SCLK. The default value of the CFR is loaded into the CFR at the fourth falling edge of SCLK.

CFR default values are all 1s (except for CFR\_D1 on the ADS7229; this bit is ignored by the device and is always read as a '0'). The same default values apply for the CFR after a power-on reset (POR) and software reset.

#### READING THE CONFIGURATION REGISTER

The host processor can read back the value programmed in the CFR by issuing command 1100b. The timing is similar to reading a conversion result, except that CONVST is not used and there is no activity on the EOC/INT pin. The CFR value read back contains the first four MSBs of conversion data plus valid 12-bit CFR contents. Table 4 shows the Configuration Register Map.

Table 4. Configuration Register (CFR) Map

SDI BIT					
CFR - D[11 - 0]	DEFINITION				
	Channel select mode				
D11 default = 1	Manual channel select enabled. Use channel select commands to access a different channel.	1: Auto channel select enabled. All channels are sampled and converted sequentially until the cycle after this bit is set to 0.			
D40 1 6 16 4	Conversion clock (CCLK) source select				
D10 default = 1	0: Conversion clock (CCLK) = SCLK/2	1: Conversion clock (CCLK) = Internal OSC			
D9 default = 1	Trigger (conversion start) select: start conversion at the end of sampling (EOS). If D9 = 0, the D4 setting is ignored.				
D9 deladit = 1	0: Auto trigger automatically starts (4 internal clocks after EOC inactive)	1: Manual trigger manually started by falling edge of CONVST			
D8 default = 1	Don't care	Don't care			
D7 default = 1	Pin 10 polarity select when used as an output (EOC/INT)				
D7 delault = 1	0: EOC Active high / INT active high	1: EOC active low / INT active low			
D6 default = 1	Pin 10 function select when used as an output (EOC/INT)				
Do delault = 1	0: Pin used as INT	1: Pin used as EOC			
D5 default = 1	Pin 10 I/O select for chain mode operation				
D5 delault = 1	0: Pin 10 is used as CDI input (chain mode enabled)	1: Pin 10 is used as EOC/INT output			
D4 default = 1	Auto nap power-down enable/disable (mid voltage and comparator shut down between cycles). This bit setting is ignored if D9 = 0.				
D4 delault = 1	0: Auto nap power-down enabled (not activated)	1: Auto nap power-down disabled			
D2 defectly 4	Nap power-down (mid voltage and comparator shut down between cycles). This bit is set to 1 automatically by wake-up command.				
D3 default = 1	0: Enable/activate device in nap power-down	1: Remove device from nap power-down (resume)			
D0 -1-f t 4	Deep power-down. This bit is set to 1 automatically by wake-up command.				
D2 default = 1	0: Enable/activate device in deep power-down	1: Remove device from deep power-down (resume)			
D1 default =	TAG bit enable. This bit is ignored by the ADS7229 and is always read 0.				
0: ADS7229 1: ADS7230	0: TAG bit disabled.	1: TAG bit output enabled. TAG bit appears at the 17th SCLK.			
D0 default = 1	Reset				
Do delault = 1	0: System reset	1: Normal operation			

## **READING CONVERSION RESULT**

The conversion result is available to the input of the <u>output</u> data register (ODR) at EOC and presented to the output of the output register at the next falling edge of CS or FS. The host processor can then shift the data out via the SDO pin any time except during the quiet zone. This quite zone is 20ns before and 20ns after the end of sampling (EOS) period. In the quiet zone the FS/CS should be high, to avoid performance loss <u>when switching</u> from sampling-mode to hold-mode. End of sampling (EOS) is defined as the falling edge of CONVST when manual trigger is used or the end of the third conversion clock (CCLK) after EOC if auto trigger is used.



The falling edge of FS/CS should not be placed at the precise moment of the end of a conversion; otherwise, the data may be corrupt. There must be a minimum of at least one conversion clock (CCLK) delay at the end of a conversion. If FS/CS is placed before the end of a conversion, the previous conversion result is read. If FS/CS is placed after the end of a conversion, the current conversion result is read.

The conversion result is 12-bit data in straight binary format as shown in Table 5. Generally, 12 SCLKs are necessary, but there are exceptions where more than 12 SCLKS are required (see Table 6). Data output from the serial output (SDO) is left-adjusted, MSB first. The 12-bit conversion result is followed by '0000', the TAG bit (if enabled), and additional zeros. SDO remains low until FS/CS is brought high again.

**DIGITAL OUTPUT** ANALOG VALUE **DESCRIPTION** STRAIGHT BINARY Full-scale range  $V_{REF}$ **BINARY CODE HEX CODE** Least significant bit (LSB) V<sub>REF</sub>/4096 Full-scale +V<sub>RFF</sub> - 1LSB 1111 1111 1111 **FFF** Midscale 1000 0000 0000 800 V<sub>REF</sub>/2 Midscale - 1LSB V<sub>RFF</sub>/2 - 1LSB 0111 1111 1111 7FF Zero 0V 0000 0000 0000 000

Table 5. Ideal Input Voltages and Output Codes

SDO is active when FS/CS is low. The rising edge of FS/CS 3-states the SDO output.

#### NOTE:

Whenever SDO is not in 3-state mode (that is, when FS/CS is low), a portion of the conversion result is output at the SDO pin. The number of bits depends on how many SCLKs are supplied. For example, a manual select channel command cycle requires 4 SCLKs; therefore, 4MSBs of the conversion result are output at SDO. The exception is that SDO outputs all 1s during the cycle immediately after any reset (POR or software reset).

If SCLK is used as the conversion clock (CCLK) and a continuous SCLK is used, it is not possible to clock out all 12 SDO bits during the sampling time (6 SCLKs) because of the quiet zone requirement. In this case, it is better to read the conversion result during the conversion time (36 SCLKs or 48 SCLKs in Auto nap mode).

#### **TAG Mode**

The ADS7230 includes a feature, TAG, that can be used as a tag to indicate which channel sourced the converted result. An address bit is added after the LSB read out from SDO that indicates which channel the result came from if TAG mode is enabled. This address bit is '0' for channel 0 and '1' for channel 1. The converter requires more than the 16 SCLKs that are required for a 4-bit command plus 12-bit CFR or 12 data bits followed by '0000' because of the additional TAG bit.

## **Chain Mode**

The ADS7229/30 can operate as a single converter or in a system with multiple converters. System designers can take advantage of the simple, high-speed, SPI-compatible serial interface by cascading the devices in a daisy-chain when multiple converters are used. A bit in the CFR is used to reconfigure the EOC/INT status pin as a secondary serial data input, chain data input (CDI), for the conversion result from an upstream converter. This configuration is chain mode operation. A typical connection of three converters is shown in Figure 61.






Figure 61. Multiple Converters Connected Using Chain Mode

When multiple converters are used in daisy-chain mode, the first converter is configured in regular mode while the other converters are configured in chain mode. When a converter is configured in chain mode, the CDI input data go straight to the output register; therefore, the serial input data passes through the converter with a 16 SCLK delay (if the TAG feature is disabled) or a 24 SCLK delay, as long as  $\overline{\text{CS}}$  is active. Figure 62 shows a detailed timing diagram. In this timing, the conversions in each device are performed simultaneously.

Cascaded Manual Trigger/Read While Sampling
(Use internal CCLK, EOC, and INT programmed as active low)

CS held low during the N times 16 bits transfer cycle




Figure 62. Simplified Cascade Mode Timing with Shared CONVST and Continuous CS

Care must be given to handle the multiple  $\overline{CS}$  signals when the converters operate in daisy-chain mode. The different chip select signals must be low for the entire data transfer (in this example, 48 bits for three converters). The first 16-bit word after the falling chip select is always the data from the chip that received the chip select signal.



Case 1: If chip select is not toggled ( $\overline{CS}$  stays low), the next 16 bits are data from the upstream converter, and so on. This configuration is shown in Figure 62. If there is no upstream converter in the chain, as with converter #1 in the example, the same data from the converter are going to be shown repeatedly.

Case 2: If the chip select is toggled during a chain mode data transfer cycle, as illustrated in Figure 63, the same data from the converter are read out again and again in all three discrete 16-bit cycles. This result is not a desired outcome.

Cascaded Manual Trigger/Read While Sampling (Use internal CCLK, EOC, and INT programmed as active low)




Figure 63. Simplified Cascade Mode Timing with Shared CONVST and Discrete CS



Figure 64 shows a slightly different scenario where  $\overline{\text{CONVST}}$  is not shared by the second converter. Converters #1 and #3 have the same  $\overline{\text{CONVST}}$  signal. In this case, converter #2 simply passes the previous conversion data downstream.

Cascaded Manual Trigger/Read While Sampling (Use internal CCLK, EOC, and \$\overline{INT}\$ programmed as active low) \$\overline{CS}\$ held low during the N times 16 bits transfer cycle




Figure 64. Simplified Cascade Timing (Separate CONVST)

The number of SCLKs required for a serial read cycle depends on the combination of different read modes, TAG bit, chain mode, and the way a channel is selected (that is, auto channel select). These possible configurations are listed in Table 6.

Table 6. Required SCLKs For Different Read Out Mode Combinations

CHAIN MODE ENABLED CFR.D5	AUTO CHANNEL SELECT CFR.D11	TAG ENABLED CFR.D1	NUMBER OF SCLK PER SPI READ	TRAILING BITS
0	0	0	12	None
0	0	1	≥ 17	MSB is TAG bit plus zero(s)
0	1	0	12	None
0	1	1	≥ 17	TAG bit plus seven zeros
1	0	0	16	None
1	0	1	24	TAG bit plus seven zeros
1	1	0	16	None
1	1	1	24	TAG bit plus seven zeros



SCLK skew between converters and data path delay through the converters configured in chain mode can affect the maximum frequency of SCLK. The delay can also be affected by supply voltage and loading. It may be necessary to slow down the SCLK when the devices are configured in chain mode. Figure 65 shows a typical delay process through multiple converters linked in daisy-chain mode.




Figure 65. Typical Delay Through Converters Configured in Chain Mode

#### **RESET**

The converter has two reset mechanisms: a power-on reset (POR) and a software reset using CFR\_D0. These two mechanisms are NOR-ed internally. When a reset (software or POR) is issued, all register data are set to the default values (all 1s) and the SDO output (during the cycle immediately after reset) is set to all 1s. The state machine is reset to the power-on state. Figure 66 illustrates the digital output under a reset condition.




Figure 66. Digital Output Under Reset Condition



When the device is powered up, the POR sets the device to default mode when AVDD reaches 1.5V. When the device is powered down, the POR circuit requires AVDD to remain below 125mV for at least 350ms to ensure proper discharging of internal capacitors and to correct the behavior of the ADC when powered up again. If AVDD drops below 400mV but remains above 125mV, the internal POR capacitor does not discharge fully and the device requires a software reset to perform correctly after the recovery of AVDD (this condition is shown as the *undefined zone* in Figure 67).




Figure 67. Relevant Voltage Levels for POR



### **APPLICATION INFORMATION**

### **TYPICAL CONNECTION**

Figure 68 shows a typical circuit configuration for the device.




Figure 68. Typical Circuit Configuration



### **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Original (May 2008) to Revision A	Page
•	Added +REF to AGND and -REF to AGND specifications to Voltage range section of Absolute Maximum Ratings to	able. 2
•	Changed Revised conditions of the 5V Electrical Characteristics to +VA = 4.5V to 5.5V	3
•	Changed Revised conditions of the 5V Electrical Characteristics to +VA = 4.5V to 5.5V	4
•	Deleted typical specification from Input reference range, $V_{REF}$ [(REF+) – (REF–)] row of the External Voltage Reference Input section of the 5V Electrical Characteristics	4
•	Changed test condition of Supply current, <i>PD mode</i> to <i>Deep power-down mode</i> in Power-Supply Requirements section of the 5V <i>Electrical Characteristics</i>	4
•	Changed V <sub>REF</sub> row of External Voltage Reference Input section in the 2.5V Electrical Characteristics	6
•	Changed test condition of Supply current, PD mode to Deep power-down mode in Power-Supply Requirements section of the 2.5V Electrical Characteristics.	7
•	Corrected typo in Figure 2	12
•	Corrected typo in Figure 3	
•	Corrected typo in Figure 5	
•	Added last sentence to the <i>Driver Amplifier Choice</i> section	24
•	Updated Figure 54	24
•	Updated Figure 55	24
•	Changed fifth sentence of the Deep Power-Down Mode section	
•	Changed Supply Current specification of Auto nap power-down row of Table 2	28
•	Added Figure 67 and corresponding paragraph to the RESET section	





24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7229IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7229IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7229IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7229IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7229IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7229IRSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7229I A	Samples
ADS7230IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7230I A	Samples
ADS7230IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7230I A	Samples
ADS7230IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7230I A	Samples
ADS7230IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7230I A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

24-Aug-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Nov-2016

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7229IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS7229IRSAR	QFN	RSA	16	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
ADS7229IRSAT	QFN	RSA	16	250	180.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
ADS7230IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS7230IRSAR	QFN	RSA	16	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
ADS7230IRSAT	QFN	RSA	16	250	180.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2

www.ti.com 1-Nov-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7229IPWR	TSSOP	PW	16	2000	367.0	367.0	38.0
ADS7229IRSAR	QFN	RSA	16	3000	336.6	336.6	28.6
ADS7229IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
ADS7230IPWR	TSSOP	PW	16	2000	367.0	367.0	38.0
ADS7230IRSAR	QFN	RSA	16	3000	336.6	336.6	28.6
ADS7230IRSAT	QFN	RSA	16	250	210.0	185.0	35.0

## RSA (S-PVQFN-N16)

### PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



### RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES:

A. All linear dimensions are in millimeters



# RSA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated