NiCd/NiMH Fast-Charge Management ICs

Features

- Fast charge of nickel cadmium or nickel-metal hydride batteries
- Direct LED output displays charge status
- Fast-charge termination by -ΔV, maximum voltage, maximum temperature, and maximum time
- Internal band-gap voltage reference
- ➤ Optional top-off charge
- Selectable pulse trickle charge rates
- ➤ Low-power mode
- ➤ 8-pin 300-mil DIP or 150-mil SOIC

General Description

The bq2002E and bq2002G Fast-Charge ICs are low-cost CMOS battery-charge controllers providing reliable charge termination for both NiCd and NiMH battery applications. Controlling a current-limited or constant-current supply allows the bq2002E/G to be the basis for a cost-effective stand-alone or system-integrated charger. The bq2002E/G integrates fast charge with optional top-off and pulsed- trickle control in a single IC for charging one or more NiCd or NiMH battery cells.


Fast charge is initiated on application of the charging supply or battery replacement. For safety, fast charge is inhibited if the battery temperature and voltage are outside configured limits. Fast charge is terminated by any of the following:

- Peak voltage detection (PVD)
- Negative delta voltage $(-\Delta V)$
- Maximum voltage
- Maximum temperature
- Maximum time

After fast charge, the bq2002E/G optionally tops-off and pulse-trickles the battery per the pre-configured limits. Fast charge may be inhibited using the INH pin. The bq2002E/G may also be placed in low-standby-power mode to reduce system power consumption.

The bq2002E differs from the bq2002G only in that a slightly different set of fast-charge and top-off time limits is available. All differences between the two ICs are illustrated in Table 1.

Pin Connections



Pin Names

TM	Timer mode select input	TS	Temperature sense input
LED	Charging status output	V_{CC}	Supply voltage input
BAT	Battery voltage input	INH	Charge inhibit input
V_{SS}	System ground	CC	Charge control output

bq2002E/G Selection Guide

Part No.	LBAT	тсо	HTF	LTF	-∆ V	PVD	Fast Charge	tмто	Top-Off	Maintenance
bq2002E	0.175 *	0.5 *	0.6 *	None		/	C/2	200	None	C/32
	Vcc	V_{CC}	V_{CC}			/	1C	80	C/16	C/32
					~		2C	40	None	C/32
bq2002G	0.175 *	0.5 *	0.6 *	None		~	C/2	160	None	C/32
	Vcc	V_{CC}	V_{CC}			~	1C	80	C/16	C/32
					~		2C	40	None	C/32

Pin Descriptions

TM Timer mode input

A three-level input that controls the settings for the fast charge safety timer, voltage termination mode, top-off, pulse-trickle, and voltage hold-off time.

LED Charging output status

Open-drain output that indicates the charging status.

BAT Battery input voltage

The battery voltage sense input. The input to this pin is created by a high-impedance resistor divider network connected between the positive and negative terminals of the battery.

V_{SS} System ground

TS Temperature sense input

Input for an external battery temperature monitoring thermistor.

V_{CC} Supply voltage input

 $5.0V \pm 20\%$ power input.

INH Charge inhibit input

When high, INH suspends the fast charge in progress. When returned low, the IC re-

sumes operation at the point where initially suspended.

CC Charge control output

An open-drain output used to control the charging current to the battery. CC switching to high impedance (Z) enables charging current to flow, and low to inhibit charging current. CC is modulated to provide top-off, if enabled, and pulse trickle.

Functional Description

Figure 2 shows a state diagram and Figure 3 shows a block diagram of the bq2002E/G.

Battery Voltage and Temperature Measurements

Battery voltage and temperature are monitored for maximum allowable values. The voltage presented on the battery sense input, BAT, should represent a single-cell potential for the battery under charge. A resistor-divider ratio of

$$\frac{RB1}{RB2} = N - 1$$

is recommended to maintain the battery voltage within the valid range, where N is the number of cells, RB1 is the resistor connected to the positive battery terminal, and RB2 is the resistor connected to the negative battery terminal. See Figure 1.

Note: This resistor-divider network input impedance to end-to-end should be at least $200k\Omega$ and less than $1~M\Omega$.




Figure 1. Voltage and Temperature Monitoring and TM Pin Configuration




Figure 2. State Diagram




Figure 3. Block Diagram




Figure 4. Charge Cycle Phases

A ground-referenced negative temperature coefficient thermistor placed near the battery may be used as a low-cost temperature-to-voltage transducer. The temperature sense voltage input at TS is developed using a resistor-thermistor network between V_{CC} and V_{SS} . See Figure 1.

Starting A Charge Cycle

Either of two events starts a charge cycle (see Figure 4):

- 1. Application of power to V_{CC} or
- 2. Voltage at the BAT pin falling through the maximum cell voltage V_{MCV} where

$$V_{MCV}=2V~\pm 5\%\,.$$

If the battery is within the configured temperature and voltage limits, the IC begins fast charge. The valid battery voltage range is $V_{LBAT} < V_{BAT} < V_{MCV}$, where

Table 1. Fast-Charge Safety Time/Hold-Off/Top-Off Table

Corre- sponding Fast-Charge			Typical Fast- Charge and Top-Off Time Limits (minutes) bq2002E bq2002G		Typical PVD and -∆V Hold-Off Time	Top-Off	Pulse- Trickle	Pulse- Trickle Width	Maximum Synchro- nized Sampling Period
Rate	TM	Termination			(seconds)	Rate	Rate	(ms)	(seconds)
C/2	Mid	PVD	200	160	300	Disabled	C/32	73	18.7
1C	Low	PVD	80	80	150	C/16	C/32	37	18.7
2C	High	-ΔV	40	40	75	Disabled	C/32	18	9.4

Typical conditions = 25°C, V_{CC} = 5.0V Mid = 0.5 * V_{CC} ±0.5V Notes:

Tolerance on all timing is $\pm 12\%$.

 $V_{LBAT} = 0.175 * V_{CC} \pm 20\%$

The valid temperature range is $V_{TS} > V_{HTF}$ where

 $V_{HTF} = 0.6 * V_{CC} \pm 5\%$.

If the battery voltage or temperature is outside of these limits, the IC pulse-trickle charges until the next new charge cycle begins.

If $V_{MCV} < V_{BAT} < V_{PD}$ (see "Low-Power Mode") when a new battery is inserted, a delay of 0.35 to 0.9s is imposed before the new charge cycle begins.

Fast charge continues until termination by one or more of the five possible termination conditions:

- Peak voltage detection (PVD)
- Negative delta voltage (-ΔV)
- Maximum voltage
- Maximum temperature
- Maximum time

PVD and -∆V Termination

There are two modes for voltage termination, depending on the state of TM. For $-\Delta V$ (TM = high), if V_{BAT} is lower than any previously measured value by 12mV $\pm 3 mV$, fast charge is terminated. For PVD (TM = low or mid), a decrease of 2.5mV $\pm 2.5 mV$ terminates fast charge. The PVD and $-\Delta V$ tests are valid in the range $1V < V_{BAT} < 2V$.

Synchronized Voltage Sampling

Voltage sampling at the BAT pin for PVD and - ΔV termination may be synchronized to an external stimulus using the INH input. Low-high-low input pulses between 100ns and 3.5ms in width must be applied at the INH pin with a frequency greater than the "maximum synchronized sampling period" set by the state of the TM pin as shown in Table 1. Voltage is sampled on the falling edge of such pulses.

If the time between pulses is greater than the synchronizing period, voltage sampling "free-runs" at once every 17 seconds. A sample is taken by averaging together voltage measurements taken 57µs apart. The IC takes 32 measurements in PVD mode and 16 measurements in -ΔV mode. The resulting sample periods (9.17 and 18.18ms, respectively) filter out harmonics centered around 55 and 109Hz. This technique minimizes the effect of any AC line ripple that may feed through the power supply from either 50 or 60Hz AC sources.

If the INH input remains high for more than 12ms, the voltage sample history kept by the IC and used for PVD and $-\Delta V$ termination decisions is erased and a new history is started. Such a reset is required when transitioning from free-running to synchronized voltage sampling.

The response of the IC to pulses less than 100ns in width or between 3.5ms and 12ms is indeterminate. Tolerance on all timing is $\pm 12\%$.

Voltage Termination Hold-off

A hold-off period occurs at the start of fast charging. During the hold-off time, the PVD and $-\Delta V$ terminations are disabled. This avoids premature termination on the voltage spikes sometimes produced by older batteries when fast-charge current is first applied. Maximum voltage and temperature terminations are not affected by the hold-off period.

Maximum Voltage, Temperature, and Time

Any time the voltage on the BAT pin exceeds the maximum cell voltage, V_{MCV} , fast charge or optional top-off charge is terminated.

Maximum temperature termination occurs anytime the voltage on the TS pin falls below the temperature cut-off threshold V_{TCO} where

$$V_{TCO} = 0.5 * V_{CC} \pm 5\%$$
.

Maximum charge time is configured using the TM pin. Time settings are available for corresponding charge rates of C/2, 1C, and 2C. Maximum time-out termination is enforced on the fast-charge phase, then reset, and enforced again on the top-off phase, if selected. There is no time limit on the trickle-charge phase.

Top-off Charge

An optional top-off charge phase may be selected to follow fast charge termination for 1C and C/2 rates. This phase may be necessary on NiMH or other battery chemistries that have a tendency to terminate charge before reaching full capacity. With top-off enabled, charging continues at a reduced rate after fast-charge termination for a period of time selected by the TM pin. (See Table 1.) During top-off, the CC pin is modulated at a duty cycle of 73ms active for every 1097ms inactive. This modulation results in an average rate 1/16th that of the fast charge rate. Maximum voltage, time, and temperature are the only termination methods enabled during top-off.

Pulse-Trickle Charge

Pulse-trickle is used to compensate for self-discharge while the battery is idle in the charger. The battery is pulse-trickle charged by driving the CC pin active once every 1.17s for the period specified in Table 1. This results in a trickle rate of C/32.

TM Pin

The TM pin is a three-level pin used to select the charge timer, top-off, voltage termination mode, trickle

rate, and voltage hold-off period options. Table 1 describes the states selected by the TM pin. The midlevel selection input is developed by a resistor divider between V_{CC} and ground that fixes the voltage on TM at $V_{CC}/2\pm0.5V.$ See Figure 4.

Charge Status Indication

 $\frac{A \text{ fast}}{\text{LED}}$ pin goes low. The $\frac{\text{LED}}{\text{LED}}$ pin is driven to the high-Z state for all conditions other than fast charge. Figure 2 outlines the state of the $\frac{\text{LED}}{\text{LED}}$ pin during charge.

Charge Inhibit

Fast charge and top-off may be inhibited by using the INH pin. When high, INH suspends all fast charge and top-off activity and the internal charge timer. INH freezes the current state of $\overline{\text{LED}}$ until inhibit is removed. Temperature monitoring is not affected by the INH pin. During charge inhibit, the bq2002E/G continues to pulse-trickle charge the battery per the TM selection. When INH returns low, charge control and the charge timer resume from the point where INH became active.

Low-Power Mode

The IC enters a low-power state when V_{BAT} is driven above the power-down threshold (V_{PD}) where

$$V_{PD} = V_{CC} - (1V \pm 0.5V)$$

Both the CC pin and the $\overline{\text{LED}}$ pin are driven to the high-Z state. The operating current is reduced to less than 1 μ A in this mode. When V_{BAT} returns to a value below V_{PD}, the IC pulse-trickle charges until the next new charge cycle begins.

Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Unit	Notes
V _{CC}	V _{CC} relative to V _{SS}	-0.3	+7.0	V	
V _T	DC voltage applied on any pin excluding V _{CC} relative to V _{SS}	-0.3	+7.0	V	
T _{OPR}	Operating ambient temperature	0	+70	°C	Commercial
T _{STG}	Storage temperature	-40	+85	°C	
T _{SOLDER}	Soldering temperature	-	+260	°C	10 sec max.
T _{BIAS}	Temperature under bias	-40	+85	°C	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

DC Thresholds (TA = 0 to 70° C; $V_{CC} \pm 20\%$)

Symbol	Parameter	Rating	Tolerance	Unit	Notes
V _{TCO}	Temperature cutoff	0.5 * V _{CC}	±5%	V	$V_{TS} \le V_{TCO}$ inhibits/terminates fast charge and top-off
$V_{\rm HTF}$	High temperature fault	0.6 * VCC	±5%	V	$V_{TS} < V_{HTF} \ inhibits \ fast \ charge \\ start$
V _{MCV}	Maximum cell voltage	2	±5%	V	$V_{BAT} \ge V_{MCV}$ inhibits/terminates fast charge and top-off
V_{LBAT}	Minimum cell voltage	0.175 * V _{CC}	±20%	V	$\begin{aligned} V_{BAT} < V_{LBAT} & \text{ inhibits fast charge} \\ start & \end{aligned}$
-ΔV	BAT input change for -ΔV detection	-12	±3	mV	
PVD	BAT input change for PVD detection	-2.5	±2.5	mV	

Recommended DC Operating Conditions (TA = 0 to 70°C)

Symbol	Condition	Minimum	Typical	Maximum	Unit	Notes
V _{CC}	Supply voltage	4.0	5.0	6.0	V	
V _{DET}	-ΔV, PVD detect voltage	1	-	2	V	
V _{BAT}	Battery input	0	-	V _{CC}	V	
V _{TS}	Thermistor input	0.5	-	V _{CC}	V	$V_{TS} < 0.5V$ prohibited
V _{IH}	Logic input high	0.5	-	-	V	INH
	Logic input high	V _{CC} - 0.5	-	-	V	TM
V _{IM}	Logic input mid	$\frac{V_{CC}}{2} - 0.5$	-	$\frac{V_{CC}}{2} + 0.5$	V	TM
V _{IL}	Logic input low	-	-	0.1	v	INH
	Logic input low	-	-	0.5	V	TM
V _{OL}	Logic output low	-	-	0.8	V	$\overline{\text{LED}}$, CC, $I_{OL} = 10\text{mA}$
V _{PD}	Power down	V _{CC} - 1.5	-	V _{CC} - 0.5	V	$\begin{split} &V_{BAT} \geq V_{PD} \text{ max. powers} \\ &\text{down bq2002E/G;} \\ &V_{BAT} < V_{PD} \text{ min. =} \\ &\text{normal operation.} \end{split}$
I_{CC}	Supply current	-	-	500	μА	Outputs unloaded, V _{CC} = 5.1V
I_{SB}	Standby current	-	-	1	μΑ	$V_{CC} = 5.1V$, $V_{BAT} = V_{PD}$
I _{OL}	TED, CC sink	10	-	-	mA	$@V_{OL} = V_{SS} + 0.8V$
I_{L}	Input leakage	-	-	±1	μА	INH, CC, $V = V_{SS}$ to V_{CC}
Ioz	Output leakage in high-Z state	-5	-	-	μА	LED, CC

Note: All voltages relative to V_{SS} .

Impedance


Symbol	Parameter	Minimum	Typical	Maximum	Unit
R _{BAT}	Battery input impedance	50	-	-	ΜΩ
R _{TS}	TS input impedance	50	-	-	МΩ


Timing $(T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} \pm 10\%)$

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
d _{FCV}	Time base variation	-12	-	12	%	
t_{DLY}	Start-up delay	0.35	-	0.9	s	$Starting \ from \ V_{MCV} \! < \! V_{BAT} \! < \! V_{PD}$

Note: Typical is at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$.

8-Pin DIP (PN)







8-Pin PN (0.300" DIP)

	Inc	hes	Millim	neters
Dimension	Min.	Max.	Min.	Max.
A	0.160	0.180	4.06	4.57
A1	0.015	0.040	0.38	1.02
В	0.015	0.022	0.38	0.56
B1	0.055	0.065	1.40	1.65
C	0.008	0.013	0.20	0.33
D	0.350	0.380	8.89	9.65
E	0.300	0.325	7.62	8.26
E1	0.230	0.280	5.84	7.11
e	0.300	0.370	7.62	9.40
G	0.090	0.110	2.29	2.79
L	0.115	0.150	2.92	3.81
S	0.020	0.040	0.51	1.02

8-Pin SOIC Narrow (SN)





8-Pin SN (0.150" SOIC)

	Inc	hes	Millin	neters
Dimension	Min.	Max.	Min.	Max.
A	0.060	0.070	1.52	1.78
A1	0.004	0.010	0.10	0.25
В	0.013	0.020	0.33	0.51
С	0.007	0.010	0.18	0.25
D	0.185	0.200	4.70	5.08
Е	0.150	0.160	3.81	4.06
e	0.045	0.055	1.14	1.40
Н	0.225	0.245	5.72	6.22
L	0.015	0.035	0.38	0.89







24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ2002EPN	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	2002EPN	Samples
BQ2002ESN	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2002E	Samples
BQ2002ESNTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2002E	Samples
BQ2002GPN	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	2002GPN	Samples
BQ2002GSN	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2002G	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Oct-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2002ESNTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Oct-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2002ESNTR	SOIC	D	8	2500	340.5	338.1	20.6

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.