

SNLS022C - MARCH 2000 - REVISED APRIL 2013

# DS90LV017A LVDS Single High Speed Differential Driver

Check for Samples: DS90LV017A

## **FEATURES**

- >600 Mbps (300 MHz) Switching Rates
- 0.3 ns Typical Differential Skew
- 0.7 ns Maximum Differential Skew
- 1.5 ns Maximum Propagation Delay
- 3.3V Power Supply Design
- ±355 mV Differential Signaling
- Low Power Dissipation (23 mW @ 3.3V Static)
- Flow-Through Design Simplifies PCB Layout
- Interoperable with Existing 5V LVDS Devices
- **Power Off Protection (Outputs in High** Impedance)
- Conforms to TIA/EIA-644 Standard
- 8-Lead SOIC Package Saves Space
- Industrial Temperature Operating Range
  - (–40°C to +85°C)

#### **Connection Diagram**

## DESCRIPTION

The DS90LV017A is a single LVDS driver device optimized for high data rate and low power applications. The DS90LV017A is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized. The device is designed to support data rates in excess of 600Mbps (300MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The device is in a 8-lead SOIC package. The DS90LV017A has a flow-through design for easy PCB layout. The differential driver outputs provides low EMI with its typical low output swing of 355 mV. The DS90LV017A can be paired with its companion single line receiver, the DS90LV018A, or with any of TI's LVDS receivers, to provide a high-speed point-topoint LVDS interface.





Figure 1. Dual-In-Line See Package Number D (R-PDSO-G8)

#### **Functional Diagram**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNLS022C - MARCH 2000 - REVISED APRIL 2013



www.ti.com

#### Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )		-0.3V to +4V		
Input Voltage (DI)	-0.3V to +3.6V			
Output Voltage (DO±)	-0.3V to +3.9V			
Maximum Dealesse Device Disaination @ 105%	D Package	1190 mW		
Maximum Package Power Dissipation @ +25°C	Derate D Package	9.5 mW/°C above +25°C		
Storage Temperature Range	-65°C to +150°C			
Lead Temperature Range Soldering (4 sec.)		+260°C		
	(HBM 1.5 kΩ, 100 pF)	≥ 8kV		
ESD Ratings	(EIAJ 0 Ω, 200 pF)	≥ 1000V		
	(CDM)	≥ 1000V		
	(IEC direct 330 Ω, 150 pF)	≥ 4kV		

"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply (1) that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.

#### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Temperature (T <sub>A</sub> )	-40	25	+85	C°

#### **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified<sup>(1)(2)(3)</sup>

Symbol	Parameter		Conditions			Тур	Max	Units
DIFFEREN	ITIAL DRIVER CHARACTERISTIC	S					•	•
V <sub>OD</sub>	Output Differential Voltage	$R_L = 100\Omega$		DO+, DO-	250	355	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	(Figure 2)	(Figure 2)			1	35	mV
V <sub>OH</sub>	Output High Voltage		-			1.4	1.6	V
V <sub>OL</sub>	Output Low Voltage					1.1		V
V <sub>OS</sub>	Offset Voltage					1.2	1.375	V
$\Delta V_{OS}$	Offset Magnitude Change				0	3	25	mV
I <sub>OXD</sub>	Power-off Leakage	$V_{OUT} = V_{CC} c$	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0V$			±1	±10	μA
I <sub>OSD</sub>	Output Short Circuit Current					-5.7	-8	mA
V <sub>IH</sub>	Input High Voltage			DI	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage				GND		0.8	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = 3.3V or	2.4V			±2	±10	μA
IIL	Input Low Current	V <sub>IN</sub> = GND o	V <sub>IN</sub> = GND or 0.5V			±1	±10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	I <sub>CL</sub> = −18 mA		-1.5	-0.6		V
I <sub>CC</sub>	Power Supply Current	No Load	$V_{IN} = V_{CC}$ or GND	V <sub>CC</sub>		5	8	mA
		$R_L = 100\Omega$				7	10	mA

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground

(2)

except V<sub>OD</sub>. All typicals are given for:  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ . The DS90LV017A is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers (3)outputs.

TEXAS INSTRUMENTS

#### SNLS022C - MARCH 2000-REVISED APRIL 2013

#### www.ti.com

#### Switching Characteristics

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified<sup>(1)(2)(3)(4)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER CHARACTERISTICS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_{L} = 100\Omega, C_{L} = 15 \text{ pF}$	0.3	0.8	1.5	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 3 and Figure 4)	0.3	1.1	1.5	ns
t <sub>SKD1</sub>	Differential Pulse Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   <sup>(5)</sup>		0	0.3	0.7	ns
t <sub>SKD3</sub>	Differential Part to Part Skew <sup>(6)</sup>		0		1.0	ns
t <sub>SKD4</sub>	Differential Part to Part Skew <sup>(7)</sup>		0		1.2	ns
t <sub>TLH</sub>	Transition Low to High Time		0.2	0.5	1.0	ns
t <sub>THL</sub>	Transition High to Low Time		0.2	0.5	1.0	ns
f <sub>MAX</sub>	Maximum Operating Frequency <sup>(8)</sup>			350		MHz

(1) All typicals are given for:  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ .

(2) These parameters are ensured by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage, temperature) ranges.

(3)  $C_{L}$  includes probe and fixture capacitance.

(4) Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_0 = 50\Omega$ ,  $t_f \le 1 \text{ ns}$ ,  $t_f \le 1 \text{ ns}$  (10%-90%).

(5) t<sub>SKD1</sub>, |t<sub>PHLD</sub> - t<sub>PLHD</sub>], is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

(6) t<sub>SKD3</sub>, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

(7) t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.

(8)  $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%,  $V_{OD} > 250$ mV.

#### **Parameter Measurement Information**




Figure 2. Differential Driver DC Test Circuit





Figure 3. Differential Driver Propagation Delay and Transition Time Test Circuit

TEXAS INSTRUMENTS

www.ti.com

SNLS022C - MARCH 2000 - REVISED APRIL 2013

# Parameter Measurement Information (continued)





## **APPLICATION INFORMATION**


Table 1. Device Pin Descriptions
----------------------------------

Pin #	Name	Description				
2	DI1	TTL/CMOS driver input pins				
7	DO1+	Non-inverting driver output pin				
8	DO1-	Inverting driver output pin				
4	GND	Ground pin				
1	V <sub>CC</sub>	Positive power supply pin, +3.3V ± 0.3V				
3, 5, 6	NC	No connect				



SNLS022C - MARCH 2000-REVISED APRIL 2013

## **Typical Performance Curves**




Copyright © 2000–2013, Texas Instruments Incorporated


# DS90LV017A

#### SNLS022C - MARCH 2000 - REVISED APRIL 2013


Texas Instruments

www.ti.com









350

-40

-15

CL

35

 $T_A$  - Ambient Temperature (°C) Figure 19.

10

= 15 pF  $R_L = 100 \Omega$ 

60

85

## **Typical Performance Curves (continued)**

SNLS022C - MARCH 2000 - REVISED APRIL 2013

8

Copyright © 2000–2013, Texas Instruments Incorporated

## **REVISION HISTORY**

Cł	hanges from Revision B (April 2013) to Revision C	Page
•	Changed layout of National Data Sheet to TI format	7

ÈXAS NSTRUMENTS

www.ti.com

Page



25-Feb-2015

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS90LV017ATM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LV17A TM	
DS90LV017ATM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LV17A TM	Samples
DS90LV017ATMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LV17A TM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



25-Feb-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV017ATMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV017ATMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated