

# 5MHz, Low-Noise, Single, Dual, Quad CMOS Operational Amplifiers

Check for Samples: OPA377, OPA2377, OPA4377

# **FEATURES**

GAIN BANDWIDTH PRODUCT: 5.5MHz

LOW NOISE: 7.5nV/√Hz at 1kHz
 OFFSET VOLTAGE: 1mV (max)
 INPUT BIAS CURRENT: 0.2pA

RAIL-TO-RAIL OUTPUT

UNITY-GAIN STABLE


EMI INPUT FILTERING

QUIESCENT CURRENT: 0.76mA/ch
 SUPPLY VOLTAGE: 2.2V to 5.5V

 SMALL PACKAGES: SC70, SOT23, and MSOP

### **APPLICATIONS**

- PHOTODIODE PREAMP
- PIEZOELECTRIC SENSOR PREAMP
- SENSOR SIGNAL CONDITIONING
- AUDIO EQUIPMENT
- ACTIVE FILTERS



Photodiode Preamplifier


## DESCRIPTION

The OPA377 family of operational amplifiers are wide-bandwidth CMOS amplifiers that provide very low noise, low input bias current, and low offset voltage while operating on a low quiescent current of 0.76mA (typ).

The OPA377 op amps are optimized for low-voltage, single-supply applications. The exceptional combination of ac and dc performance make them ideal for a wide range of applications, including small signal conditioning, audio, and active filters. In addition, these parts have a wide supply range with excellent PSRR, making them attractive for applications that run directly from batteries without regulation.

The OPA377 is available in the SC70-5, SOT23-5, and SO-8 packages. The dual OPA2377 is offered in the SO-8 and MSOP-8, and the quad OPA4377 in the TSSOP-14 packages. All versions are specified for operation from -40°C to +125°C.

# INPUT BIAS CURRENT vs TEMPERATURE



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **ABSOLUTE MAXIMUM RATING(1)**

Over operating free-air temperature range, unless otherwise noted.

|                          |                        | OPA377, OPA2377, OPA4377   | UNIT |  |  |
|--------------------------|------------------------|----------------------------|------|--|--|
| Supply Voltage           | $V_S = (V+) - (V-)$    | +7                         | V    |  |  |
| Cinn al lanut Tamaia ala | Voltage <sup>(2)</sup> | (V–) – 0.5 to (V+) + 0.5   | V    |  |  |
| Signal Input Terminals   | Current <sup>(2)</sup> | ±10                        | mA   |  |  |
| Output Short-Circuit (3) |                        | Continuous                 |      |  |  |
| Operating Temperature    | T <sub>A</sub>         | T <sub>A</sub> -40 to +150 |      |  |  |
| Storage Temperature      | T <sub>A</sub>         | –65 to +150                | °C   |  |  |
| Junction Temperature     | $T_J$                  | +150                       | °C   |  |  |
|                          | Human Body Model       | 4000                       | V    |  |  |
| ESD Rating               | Charged Device Model   | 1000                       | V    |  |  |
|                          | Machine Model          | 200                        | V    |  |  |

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

## PACKAGE INFORMATION(1)

| PACKAGE-LEAD | PACKAGE DESIGNATOR                           | PACKAGE MARKING   |  |  |  |  |  |  |  |
|--------------|--|---|--|--|--|--|--|--|--|
| SC70-5       | DCK  | OP377A  |  |  |  |  |  |  |  |
| SOT23-5      | DBV  | OP377A  |  |  |  |  |  |  |  |
| SO-8         | D  | OP377A  |  |  |  |  |  |  |  |
| SO-8         | D  | O2377A  |  |  |  |  |  |  |  |
| MSOP-8       | DGK  | OTAQ  |  |  |  |  |  |  |  |
| TSSOP-14     | PW   | O4377A  |  |  |  |  |  |  |  |
|              | PACKAGE-LEAD SC70-5 SOT23-5 SO-8 SO-8 MSOP-8 | PACKAGE-LEAD         PACKAGE DESIGNATOR           SC70-5         DCK           SOT23-5         DBV           SO-8         D           SO-8         D           MSOP-8         DGK |  |  |  |  |  |  |  |

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

<sup>(3)</sup> Short-circuit to ground, one amplifier per package.




# ELECTRICAL CHARACTERISTICS: V<sub>S</sub> = +2.2V to +5.5V

Boldface limits apply over the specified temperature range:  $T_A = -40$ °C to +125°C. At  $T_A = +25$ °C,  $R_L = 10$ kΩ connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

| PARAMETERS OFFSET VOLTAGE           |                   |  | OPA37      | 7, OPA2377, O    | PA4377     |                    |
|-------------------------------------|-------------------|--|------------|------------------|------------|--------------------|
|                                     |                   | CONDITIONS   | MIN        | TYP MAX          |            | UNIT               |
|                                     |                   |  |            |                  |            |                    |
| Input Offset Voltage                | Vos               | $V_S = +5V$  |            | 0.25             | 1          | mV                 |
| vs Temperature dV <sub>os</sub> /dT |                   | -40°C to +125°C  |            | 0.32             | 2          | μ <b>V/°C</b>      |
| vs Power Supply                     | PSRR              | $V_S = +2.2V \text{ to } +5.5V, V_{CM} < (V+) - 1.3V$  |            | 5                | 28         | μV/V               |
| Over Temperature                    |                   | $V_S = +2.2V \text{ to } +5.5V, V_{CM} < (V+) - 1.3V$  |            | 5                |            | μ <b>V/V</b>       |
| Channel Separation, dc (dual, quad) |                   |  |            | 0.5              |            | μV/V               |
| INPUT BIAS CURRENT                  |                   |  |            |                  |            |                    |
| Input Bias Current                  | I <sub>B</sub>    |  |            | ±0.2             | ±10        | pA                 |
| Over Temperature                    |                   |  | See T      | ypical Characte  | eristics   | pА                 |
| Input Offset Current                | Ios               |  |            | ±0.2             | ±10        | pA                 |
| NOISE                               |                   |  |            |                  |            |                    |
| Input Voltage Noise,                | e <sub>n</sub>    | f = 0.1Hz to 10Hz  |            | 0.8              |            | $\mu V_{PP}$       |
| Input Voltage Noise Density         | e <sub>n</sub>    | f = 1kHz   |            | 7.5              |            | nV/√ <del>Hz</del> |
| Input Current Noise                 | in                | f = 1kHz   |            | 2                |            | fA/√ <del>Hz</del> |
| INPUT VOLTAGE RANGE                 |                   |  |            |                  |            |                    |
| Common-Mode Voltage Range           | V <sub>CM</sub>   |  | (V-) - 0.1 |                  | (V+) + 0.1 | V                  |
| Common-Mode Rejection Ratio         | CMRR              | $(V-) < V_{CM} < (V+) - 1.3 V$   | 70         | 90               |            | dB                 |
| INPUT CAPACITANCE                   |                   |  |            |                  |            |                    |
| Differential                        |                   |  |            | 6.5              |            | pF                 |
| Common-Mode                         |                   |  |            | 13               |            | pF                 |
| OPEN-LOOP GAIN                      |                   |  |            |                  |            |                    |
| Open-Loop Voltage Gain              | A <sub>OL</sub>   | $50\text{mV} < V_{O} < (V+) - 50\text{mV}, R_{L} = 10\text{k}\Omega$                                 | 112        | 134              |            | dB                 |
|                                     |                   | $100 \text{mV} < \text{V}_{\text{O}} < (\text{V+}) - 100 \text{mV}, R_{\text{L}} = 2 \text{k}\Omega$ |            | 126              |            | dB                 |
| FREQUENCY RESPONSE                  |                   | V <sub>S</sub> = 5.5V  |            |                  |            |                    |
| Gain-Bandwidth Product              | GBW               |  |            | 5.5              |            | MHz                |
| Slew Rate                           | SR                | G = +1   |            | 2                |            | V/µs               |
| Settling Time 0.1%                  | t <sub>S</sub>    | 2V Step , G = +1   |            | 1.6              |            | μS                 |
| Settling Time 0.01%                 | ts                | 2V Step , G = +1   |            | 2                |            | μS                 |
| Overload Recovery Time              |                   | V <sub>IN</sub> × Gain > V <sub>S</sub>  |            | 0.33             |            | μS                 |
| THD + Noise                         | THD+N             | $V_{O} = 1V_{RMS}, G = +1, f = 1kHz, R_{L} = 10k\Omega$  |            | 0.00027          |            | %                  |
| OUTPUT                              |                   |  |            |                  |            |                    |
| Voltage Output Swing from Rail      |                   | $R_L = 10k\Omega$  |            | 10               | 20         | mV                 |
| Over Temperature                    |                   | $R_L = 10k\Omega$  |            |                  | 40         | mV                 |
| Short-Circuit Current               | I <sub>SC</sub>   |  |            | +30/-50          |            | mA                 |
| Capacitive Load Drive               | C <sub>LOAD</sub> |  | See 7      | Гурісаl Characte | eristics   |                    |
| Open-Loop Output Impedance          | R <sub>O</sub>    |  |            | 150              |            | Ω                  |
| POWER SUPPLY                        |                   |  |            |                  |            |                    |
| Specified Voltage Range             | Vs                |  | 2.2        |                  | 5.5        | V                  |
| Quiescent Current per amplifier     | IQ                | $I_{O} = 0, V_{S} = +5.5V$   |            | 0.76             | 1.05       | mA                 |
| Over Temperature                    |                   |  |            |                  | 1.2        | mA                 |
| TEMPERATURE RANGE                   |                   |  |            |                  |            |                    |
| Specified Range                     |                   |  | -40        |                  | +125       | °C                 |
| Thermal Resistance                  | $\theta_{JA}$     |  |            |                  |            | °C/W               |
| SC70-5                              | 3/(               |  |            | 250              |            | °C/W               |
| SOT23-5                             |                   |  |            | 200              |            | °C/W               |
| MSOP-8, SO-8, TSSOP-14              |                   |  |            | 150              |            | °C/W               |



# **PIN CONFIGURATIONS**



13

8

-IN D

OUT C

7

2

-IN A

OUT B

- (1) NC denotes no internal connection.
- (2) Connect thermal die to V-.



## **TYPICAL CHARACTERISTICS**

At  $T_A = +25^{\circ}C$ ,  $V_S = +5V$ ,  $R_L = 10k\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.





Figure 4.

**TOTAL HARMONIC DISTORTION + NOISE** 

vs FREQUENCY






Figure 6.



# TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25$ °C,  $V_S = +5V$ ,  $R_L = 10k\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.




Figure 7.




Figure 8.






Figure 9.




Figure 10.

## INPUT BIAS CURRENT vs TEMPERATURE




Figure 11.

## **OUTPUT VOLTAGE vs OUTPUT CURRENT**




Figure 12.



# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C,  $V_S$  = +5V,  $R_L$  = 10k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.

# OFFSET VOLTAGE PRODUCTION DISTRIBUTION




Figure 13.

## **MAXIMUM OUTPUT VOLTAGE vs FREQUENCY**




Figure 14.

#### SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE




Figure 15.

#### **SMALL-SIGNAL PULSE RESPONSE**




Figure 16.

#### **LARGE-SIGNAL PULSE RESPONSE**




Figure 17.

#### **SETTLING TIME vs CLOSED-LOOP GAIN**





Figure 18.



# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C,  $V_S$  = +5V,  $R_L$  = 10k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.



# OPEN-LOOP OUTPUT RESISTANCE vs FREQUENCY




Figure 20.



### **APPLICATION INFORMATION**

#### **OPERATING CHARACTERISTICS**

The OPA377 family of amplifiers has parameters that are fully specified from 2.2V to 5.5V (±1.1V to ±2.75V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

#### **GENERAL LAYOUT GUIDELINES**

For best operational performance of the device, good printed circuit board (PCB) layout practices are required. Low-loss,  $0.1\mu F$  bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

## **BASIC AMPLIFIER CONFIGURATIONS**

The OPA377 family is unity-gain stable. It does not exhibit output phase inversion when the input is overdriven. A typical single-supply connection is shown in Figure 21. The OPA377 is configured as a basic inverting amplifier with a gain of -10V/V. This single-supply connection has an output centered on the common-mode voltage,  $V_{\text{CM}}$ . For the circuit shown, this voltage is 2.5V, but may be any value within the common-mode input voltage range.




Figure 21. Basic Single-Supply Connection

## COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA377 series extends 100mV beyond the supply rails. The offset voltage of the amplifier is low, from approximately (V-) to (V+)-1V, as shown in Figure 22. The offset voltage increases as common-mode voltage exceeds (V+)-1V. Common-mode rejection is specified from (V-) to (V+)-1.3V.





Figure 22. Offset and Common-Mode Voltage



### INPUT AND ESD PROTECTION

The OPA377 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the Absolute Maximum Ratings. Figure 23 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



**Figure 23. Input Current Protection** 

## **EMI SUSCEPTIBILITY AND INPUT FILTERING**

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from the nominal value while the EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPA377 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency approximately 75MHz (-3dB), with a roll-off of 20dB per decade.

## CAPACITIVE LOAD AND STABILITY

The OPA377 series of amplifiers may be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPAx377 can become unstable. leading to oscillation. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation. An op amp in the unity-gain (+1V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases.

The OPAx377 in a unity-gain configuration can directly drive up to 250pF pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see the typical characteristic plot, Small-Signal Overshoot vs Capacitive Load. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10 $\Omega$  to 20 $\Omega$ ) resistor, R<sub>S</sub>, in series with the output, as shown in Figure 24. This resistor significantly reduces ringing while maintaining dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R<sub>S</sub>/R<sub>I</sub>, and is generally negligible at low output current levels.




Figure 24. Improving Capacitive Load Drive



## **ACTIVE FILTERING**

The OPA377 series is well-suited for filter applications requiring a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 25 shows a 50kHz, 2nd-order, low-pass filter. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is -40dB/dec. The Butterworth response is ideal for applications requiring predictable gain characteristics such as the anti-aliasing filter used ahead of an analog-to-digital converter (ADC).





Figure 25. Second-Order Butterworth 50kHz Low-Pass Filter

# DRIVING AN ANALOG-TO-DIGITAL CONVERTER

The low noise and wide gain bandwidth of the OPA377 family make it an ideal driver for ADCs. Figure 26 illustrates the OPA377 driving an ADS8327, 16-bit, 250kSPS converter. The amplifier is connected as a unity-gain, noninverting buffer.



- (1) Suggested value; may require adjustment based on specific application.
- (2) Initial calibration recommended.

Figure 26. Driving an ADS8327<sup>(2)</sup>



# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI       | hanges from Revision A (October 2010) to Revision B  | Page           |
|----------|--|----------------|
| •        | Changed document status to production data   | 1              |
| •        | Deleted cross-reference to note 2 and shading from DCK package in Package Information table                | 2              |
| <u>.</u> | Updated Figure 22  | 9              |
| CI       | hanges from Original (February 2010) to Revision A   | Page           |
| •        | Deleted DFN from list of packages in final Features bullet   | 1              |
| •        | Deleted DFN package from Description section   | 1              |
| •        | Updated Input Bias Current vs Temperature plot   | 1              |
| •        | Deleted cross-reference to note 2 and shading from all packages except SC70-5 in Package Information table | <mark>2</mark> |
| •        | Deleted DFN-8 package from Package Information table   | 2              |
| •        | Deleted Temperature Range, DFN-8 parameter from Electrical Characteristics table                           | 3              |
| •        | Deleted DFN-8 pin configuration  | 4              |
| •        | Updated Figure 11  |                |





18-Oct-2013

### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish           | MSL Peak Temp       | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|----------------------------|---------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)                        | (3)                 |              | (4/5)          |         |
| OPA2377AID       | ACTIVE | SOIC         | D       | 8    | 75   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | O2377A         | Samples |
| OPA2377AIDGKR    | ACTIVE | VSSOP        | DGK     | 8    | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125   | OTAQ           | Samples |
| OPA2377AIDGKT    | ACTIVE | VSSOP        | DGK     | 8    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125   | OTAQ           | Samples |
| OPA2377AIDR      | ACTIVE | SOIC         | D       | 8    | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | O2377A         | Samples |
| OPA377AID        | ACTIVE | SOIC         | D       | 8    | 75   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | OP377A         | Samples |
| OPA377AIDBVR     | ACTIVE | SOT-23       | DBV     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | PAG            | Samples |
| OPA377AIDBVT     | ACTIVE | SOT-23       | DBV     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | PAG            | Samples |
| OPA377AIDCKR     | ACTIVE | SC70         | DCK     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | PAF            | Samples |
| OPA377AIDCKT     | ACTIVE | SC70         | DCK     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | PAF            | Samples |
| OPA377AIDR       | ACTIVE | SOIC         | D       | 8    | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | OP377A         | Samples |
| OPA4377AIPW      | ACTIVE | TSSOP        | PW      | 14   | 90   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | OP4377A        | Samples |
| OPA4377AIPWR     | ACTIVE | TSSOP        | PW      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 125   | OP4377A        | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

18-Oct-2013

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-May-2018

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           | , — —            |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                     | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| OPA2377AIDGKR              | VSSOP           | DGK                | 8  | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| OPA2377AIDGKT              | VSSOP           | DGK                | 8  | 250  | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| OPA2377AIDR                | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| OPA377AIDBVR               | SOT-23          | DBV                | 5  | 3000 | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| OPA377AIDBVR               | SOT-23          | DBV                | 5  | 3000 | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| OPA377AIDBVT               | SOT-23          | DBV                | 5  | 250  | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| OPA377AIDBVT               | SOT-23          | DBV                | 5  | 250  | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| OPA377AIDCKR               | SC70            | DCK                | 5  | 3000 | 179.0                    | 8.4                      | 2.2        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| OPA377AIDCKT               | SC70            | DCK                | 5  | 250  | 179.0                    | 8.4                      | 2.2        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| OPA377AIDR                 | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| OPA4377AIPWR               | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-May-2018



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| OPA2377AIDGKR | VSSOP        | DGK             | 8    | 2500 | 366.0       | 364.0      | 50.0        |
| OPA2377AIDGKT | VSSOP        | DGK             | 8    | 250  | 366.0       | 364.0      | 50.0        |
| OPA2377AIDR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| OPA377AIDBVR  | SOT-23       | DBV             | 5    | 3000 | 223.0       | 270.0      | 35.0        |
| OPA377AIDBVR  | SOT-23       | DBV             | 5    | 3000 | 195.0       | 200.0      | 45.0        |
| OPA377AIDBVT  | SOT-23       | DBV             | 5    | 250  | 223.0       | 270.0      | 35.0        |
| OPA377AIDBVT  | SOT-23       | DBV             | 5    | 250  | 195.0       | 200.0      | 45.0        |
| OPA377AIDCKR  | SC70         | DCK             | 5    | 3000 | 195.0       | 200.0      | 45.0        |
| OPA377AIDCKT  | SC70         | DCK             | 5    | 250  | 195.0       | 200.0      | 45.0        |
| OPA377AIDR    | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| OPA4377AIPWR  | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated