
- 8-Bit Parallel Storage Register Inputs ('LS597)
- Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs ('LS598)
- Shift Register has Direct Overriding Load and Clear
- Accurate Shift-Frequency . . . DC to 20 MHz

#### description


The 'LS597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.


The 'LS598 comes in a 20-pin package and has all the features of the 'LS597 plus 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.





드니프	15	A
□ [] 3	i 14	SER
E [] 4	13	SRLOAD
F 🗌 5	12	RCK
G 🗌 6	_ יי _	SRCK
н 🛛 7	10	SRCLR
GND 38	9 🗋	0 <sub>H</sub>






SN54LS598 ... J OR W PACKAGE LS598 ... DW OR N PACKAGE (TOP VIEW)

A/Q <sub>A</sub> B/Q <sub>B</sub> C/Q <sub>C</sub> D/Q <sub>D</sub> E/Q <sub>E</sub> F/Q <sub>F</sub> G/Q <sub>G</sub> H/Q <sub>H</sub> SBLQAD		20 19 18 17 16 15 14 13 12	VCC DS SERO SER1 G RCK SRCKEN SRCK
SRLOAD GND	Ч°	- * E	

SN54LS598 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




#### schematics of inputs and outputs



#### logic symbols<sup>†</sup>






<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.




logic diagram (positive logic)

•\_



Pin numbers shown are for DW, J, N, and W packages.

## SN54LS598, SN74LS598 8 BIT SHIFT REGISTERS WITH INPUT LATCHES





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

pply voltage, V <sub>CC</sub> (see Note 1)	7 V
out voltage (excluding I/O ports)	
f-state output voltage (including I/O ports)	
erating free-air temperature range: SN54LS597, SN54LS598	25°C
SN74LS597, SN74LS598	70°C
prage temperature range	50°C

NOTE 1: Voltage values are with respect to the network ground terminal.

#### recommended operating conditions

				•	SN54LS'			SN74LS'			
										MAX	UNIT
Vcc	Supply voltage	pply voltage						4.75	5	5.25	V
VIH	High-level input v	High-level input voltage						2			V
VIL	Low-level input voltage						0.7			0.8	V
4			ΩH,				- 1			- 1	mA
юн	High-level output	current	Q <sub>A</sub> thru Q	H, 'LS598 only			- 1			- 2.6	
		0 <sub>H</sub> ,				8			16	mA	
IOL	Low-level output current		Q <sub>A</sub> thru Q <sub>1</sub>	H, 'L\$598 only			12			24	
fsck	Shift clock freque	псу			0		20	0		20	MHz
	5 <b>8</b> 51 51		SRCK	high	15			15	_		
			SACK	low	35			35			
tw	Pulse duration		RCK	RCK				20			ns
			SRCLR	SRCLR				20			
			SRLOAD		40	_		40			
		Data before	fore RCK† we SRCK † ('LS598 anly)					20			
		DS before S						30			1
		SRCKEN ION	w before SRCK	20			20				
t <sub>su</sub>	Setup time	SRCLR inac	tive before SRC	KI	25			25			ns
		SRLOAD in	active before SR	30			30				
		RCK † befor	e SRLOAD † (s	40			40				
		SER before	SRCK t	ACK t				20			
t <sub>h</sub>	Hold time				0			0			ns
TA	Operating free-air	- 55		125	0		70	°C			

NOTE 2: The RCK 1 before SRLOAD 1 setup time ensures the data saved by RCK 1 will also be loaded into the shift register.

.



PARAMETER			<u> </u>			SN54LS	,	SN74LS'			UNIT		
			Т	EST CONDITIO	MIN	TYP‡	MAX	C MIN	TYP‡	MAX			
VIK		Vcc = MIN,	I <sub>I</sub> = - 18 mA		-		- 1.5			- 1.5	V		
		<del></del>	V <sub>CC</sub> = MIN,	V= 2 V	1 <sub>ОН</sub> = - 1 mA	2.4	3.2						
∨он	'LS598 C	2	$V_{II} = MAX$	VIH - 2 V,	10H = - 2.6 mA				2.4	3.1		V	
	a <sub>H</sub> ,				IОН = — 1 mA	2.4	3.2		2.4	3.2			
	'LS598 (	-			IOL = 12 mA		0.25	0.4		0.25	0.4		
¥	63336	2	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	IOL = 24 mA				ĺ	0.35	0.5	v	
VOL			V <sub>IL</sub> ≃ MAX		IOL = 8 mA		0.25	0.4		0.25	0.4		
	σ <sup>H</sup> ,				IOL = 16 mA					0.35	0.5		
1	'L\$598 Q		V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,	V <sub>1L</sub> = MAX,			20			20	μA	
OZH LS598 Q		V <sub>O</sub> = 2.7 V		•			20				·		
1071 (LS598 Q		VCC = MAX,	V <sub>IH</sub> = 2 V,	VIL = MAX,			- 0.4				πА		
IOZL	L3530 (	L .	V <sub>O</sub> = 0.4 V					0.4					
1.	' L\$598 Q		Vee - MAX	VCC = MAX				0.1			0.1	mA	
1	Others				V <sub>1</sub> = 7 V			0.1			0,1		
Чн	•		VCC = MAX,	V <sub>1</sub> = 2.7 V				20			20	μA	
	'L\$598 S	RCK						- 0.8			- 0.8		
hι	SER, A	Thru H	VCC = MAX,	V <sub>I</sub> = 0.4 V				- 0.4			- 0.4	Am	
	Others	-						- 0.2			- 0.2		
1 8	'LS598 (	2	Vee = MAX	VozAV		- 30		- 130	- 30		- 130	mA	
058	Ω <sub>H</sub> ′		V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V					- 100	- 20		- 100		
•	'LS597	іссн					35	53		35	53		
	6333/	ICCL	V <sub>CC</sub> = MAX,	V <sub>CC</sub> ≠ MAX, All possible inputs grounded,			35	53		35	53_	mA	
lcc	[	- ССН	All possible inp				45	68		45	68		
	'LS598	ICCL	All outputs ope	en			54	80		54	80		
		<sup>1</sup> ccz	1				56	85		56	85	}	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

+ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ §Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.




PARAMETER	FROM	то				18597	7				
	(INPUT)	(OUTPUT)	TEST CON	MIN	түр	MAX	MIN	TYP	MAX		
fmax	SRCK	٩	$R_{L} = 667 \Omega,$	CL = 45 pF	20	35		20	35		MHz
<sup>f</sup> max	SRCK	QH,	$R_{\rm L} = 1 \ k\Omega$	C <sub>L</sub> = 30 pF	20	35					MHz
<sup>t</sup> PLH	SRCK	QH'				15	23		11	17	ns
<sup>t</sup> PHL	SPCKt	QH,	- Β <sub>L</sub> = 1 kΩ,	С <sub>L</sub> = 30 pF		20	30		15	23	ns
tPLH	SRLOAD+	Ω <sub>H</sub> ′				38	57		28	42	กร
TPHL	SRLOAD+	QH,				29	44		20	30	ns
<sup>t</sup> PHL	SRCLR	Δ <sub>Η</sub> ΄				24	36		18	27	ns
1PLH	RCKT	OH,	$R_L = 1 k\Omega.$	C <sub>L</sub> = 30 pF		41	60		32	48	ns
tenL	RCK1	α <sub>Η</sub> .	SRLOAD = L			32	48		24	36	ns
<sup>t</sup> PLH	SRCKt	Q			Ι				12	18	ns
<sup>t</sup> PHL	SRCK1	<u>a</u>	1						19	28	<b>п</b> 5
<sup>t</sup> PLH	SRLOAD.	۵				• •			32	48	ns
<sup>t</sup> PHL	SRLOAD.	۵	$R_{L} = 667 \Omega$ ,	$C_L = 45 \rho F$					27	40	пз
TPHL	SRCLR+	a							25	38	ns
<sup>t</sup> PZH	Gł	٥							26	31	ns
tPZL	Gł	۵							29	43	ns
tPHZ	Gt	Q	D 007.0	0 5			_		25	38	ns
tPLZ	Gt	Q	$R_{L} = 667 \Omega,$	ul = pbb				[ ]	20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



typical operating sequences





SHIFT & OUTPUT

Q<sub>H'</sub>



24-Aug-2018

# PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-89444012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
5962-8944401EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
5962-8944401EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
5962-8944401FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
5962-8944401FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
SN74LS597D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	Samples
SN74LS597D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	Samples
SN74LS597N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS597N	Samples
SN74LS597N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS597N	Samples
SN74LS598N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS598N	Samples
SN74LS598N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS598N	Samples
SNJ54LS597FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
SNJ54LS597FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
SNJ54LS597J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples



24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS597J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
SNJ54LS597W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
SNJ54LS597W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

24-Aug-2018

#### OTHER QUALIFIED VERSIONS OF SN54LS597, SN74LS597 :

Catalog: SN74LS597

Military: SN54LS597

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated