

FEATURES

- Members of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH162373 . . . WD PACKAGE
SN74LVTH162373 . . . DGG OR DL PACKAGE
(TOP VIEW)

| | | | |
|-----------------|----|----|-----------------|
| 1OE | 1 | 48 | 1LE |
| 1Q1 | 2 | 47 | 1D1 |
| 1Q2 | 3 | 46 | 1D2 |
| GND | 4 | 45 | GND |
| 1Q3 | 5 | 44 | 1D3 |
| 1Q4 | 6 | 43 | 1D4 |
| V _{CC} | 7 | 42 | V _{CC} |
| 1Q5 | 8 | 41 | 1D5 |
| 1Q6 | 9 | 40 | 1D6 |
| GND | 10 | 39 | GND |
| 1Q7 | 11 | 38 | 1D7 |
| 1Q8 | 12 | 37 | 1D8 |
| 2Q1 | 13 | 36 | 2D1 |
| 2Q2 | 14 | 35 | 2D2 |
| GND | 15 | 34 | GND |
| 2Q3 | 16 | 33 | 2D3 |
| 2Q4 | 17 | 32 | 2D4 |
| V _{CC} | 18 | 31 | V _{CC} |
| 2Q5 | 19 | 30 | 2D5 |
| 2Q6 | 20 | 29 | 2D6 |
| GND | 21 | 28 | GND |
| 2Q7 | 22 | 27 | 2D7 |
| 2Q8 | 23 | 26 | 2D8 |
| 2OE | 24 | 25 | 2LE |

DESCRIPTION/ORDERING INFORMATION

The LVTH162373 devices are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION

| T _A | PACKAGE ⁽¹⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|-----------------------|------------------------|--------------|--|-------------------|
| –40°C to 85°C | SSOP – DL | Tube of 25 | SN74LVTH162373DL 74LVTH162373DLG4 | LVTH162373 |
| | | Reel of 1000 | SN74LVTH162373DLR 74LVTH162373DLRG4 | |
| | TSSOP – DGG | Reel of 2000 | SN74LVTH162373DGGR 74LVTH162373DGGRE4 | LVTH162373 |
| | VFBGA – GQL | Reel of 1000 | SN74LVTH162373KR | LL2373 |
| VFBGA – ZQL (Pb-free) | 74LVTH162373ZQLR | | | |
| –55°C to 125°C | CFP – WD | Tube | SNJ54LVTH162373WD | SNJ54LVTH162373WD |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261M—JULY 1993—REVISED DECEMBER 2006

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



TERMINAL ASSIGNMENTS⁽¹⁾


| | 1 | 2 | 3 | 4 | 5 | 6 |
|----------|-------------------|-----|----------|----------|-----|-----|
| A | 1 \overline{OE} | NC | NC | NC | NC | 1LE |
| B | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| C | 1Q4 | 1Q3 | V_{CC} | V_{CC} | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 | | | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 | | | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| H | 2Q5 | 2Q6 | V_{CC} | V_{CC} | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | 2 \overline{OE} | NC | NC | NC | NC | 2LE |

(1) NC - No internal connection

FUNCTION TABLE
(each 8-bit section)

| INPUTS | | | OUTPUT Q |
|-----------------|----|---|-------------|
| \overline{OE} | LE | D | |
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q_0 |
| H | X | X | Z |

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DL, and WD packages.

Absolute Maximum Ratings⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---------------|---|-----------------|----------------|------|
| V_{CC} | Supply voltage range | -0.5 | 4.6 | V |
| V_I | Input voltage range ⁽²⁾ | -0.5 | 7 | V |
| V_O | Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ | -0.5 | 7 | V |
| V_O | Voltage range applied to any output in the high state ⁽²⁾ | -0.5 | $V_{CC} + 0.5$ | V |
| I_O | Current into any output in the low state | | 30 | mA |
| I_O | Current into any output in the high state ⁽³⁾ | | 30 | mA |
| I_{IK} | Input clamp current | $V_I < 0$ | -50 | mA |
| I_{OK} | Output clamp current | $V_O < 0$ | -50 | mA |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | DGG package | 70 | °C/W |
| | | DL package | 63 | |
| | | GQL/ZQL package | 42 | |
| T_{stg} | Storage temperature range | -65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This current flows only when the output is in the high state and $V_O > V_{CC}$.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

| | | SN54LVTH162373 | | SN74LVTH162373 | | UNIT |
|--------------------------|------------------------------------|-----------------|-----|----------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage range | 2.7 | 3.6 | 2.7 | 3.6 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | | 5.5 | | 5.5 | V |
| I_{OH} | High-level output current | | -12 | | -12 | mA |
| I_{OL} | Low-level output current | | 12 | | 12 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | 10 | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate | 200 | | 200 | | μs/V |
| T_A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54LVTH162373, SN74LVTH162373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCBS261M–JULY 1993–REVISED DECEMBER 2006

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | SN54LVTH162373 | | SN74LVTH162373 | | UNIT |
|-----------------------|--|--|----------------------------------|--------------------|-----------------|---------------|---------------|
| | | | MIN | TYP ⁽¹⁾ | MAX | MIN | |
| V_{IK} | $V_{CC} = 2.7\text{ V}$, | $I_I = -18\text{ mA}$ | | | -1.2 | -1.2 | V |
| V_{OH} | $V_{CC} = 3\text{ V}$, | $I_{OH} = -12\text{ mA}$ | 2 | | 2 | | V |
| V_{OL} | $V_{CC} = 3\text{ V}$, | $I_{OL} = 12\text{ mA}$ | | | 0.8 | 0.8 | V |
| I_I | Control inputs | $V_{CC} = 0\text{ or }3.6\text{ V}$, | $V_I = 5.5\text{ V}$ | | 10 | 10 | μA |
| | | $V_{CC} = 3.6\text{ V}$, | $V_I = V_{CC}\text{ or GND}$ | | ± 1 | ± 1 | |
| | Data inputs | $V_{CC} = 3.6\text{ V}$ | $V_I = V_{CC}$ | 1 | 1 | | |
| | | | $V_I = 0$ | -5 | -5 | | |
| I_{off} | $V_{CC} = 0$, | $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$ | | | | ± 100 | μA |
| $I_{I(\text{hold})}$ | Data inputs | $V_{CC} = 3\text{ V}$ | $V_I = 0.8\text{ V}$ | 75 | 75 | μA | |
| | | | $V_I = 2\text{ V}$ | -75 | -75 | | |
| | | $V_{CC} = 3.6\text{ V}^{(2)}$, | $V_I = 0\text{ to }3.6\text{ V}$ | | | 500 -750 | |
| I_{OZH} | $V_{CC} = 3.6\text{ V}$, | $V_O = 3\text{ V}$ | | | 5 | 5 | μA |
| I_{OZL} | $V_{CC} = 3.6\text{ V}$, | $V_O = 0.5\text{ V}$ | | | -5 | -5 | μA |
| I_{OZPU} | $V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$ | | | | $\pm 100^{(3)}$ | ± 100 | μA |
| I_{OZPD} | $V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$ | | | | $\pm 100^{(3)}$ | ± 100 | μA |
| I_{CC} | $V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$ | Outputs high | | 0.19 | 0.19 | mA | |
| | | Outputs low | | 5 | 5 | | |
| | | Outputs disabled | | 0.19 | 0.19 | | |
| $\Delta I_{CC}^{(4)}$ | $V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$ | | | | 0.2 | 0.2 | mA |
| C_i | $V_I = 3\text{ V or }0$ | | | | 3 | 3 | pF |
| C_o | $V_O = 3\text{ V or }0$ | | | | 9 | 9 | pF |

(1) All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | SN54LVTH162373 | | | | SN74LVTH162373 | | | | UNIT |
|----------|---|--|-----|-------------------------|-----|--|-----|-------------------------|-----|------|
| | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_w | Pulse duration, LE high | 3 | | 3 | | 3 | | 3 | | ns |
| t_{su} | Setup time, data before LE \downarrow | 1.3 | | 0.6 | | 1 | | 0.6 | | ns |
| t_h | Hold time, data after LE \downarrow | 1 | | 1.1 | | 1 | | 1.1 | | ns |


Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see [Figure 1](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVTH162373 | | | | SN74LVTH162373 | | | | UNIT | |
|--------------|-----------------|----------------|---|-----|-------------------------|-----|---|--------------------|-----|-------------------------|------|-----|
| | | | $V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$ | | | $V_{CC} = 2.7\text{ V}$ | | |
| | | | MIN | MAX | MIN | MAX | MIN | TYP ⁽¹⁾ | MAX | MIN | | MAX |
| t_{PLH} | D | Q | 1.8 | 5 | 5.7 | | 1.9 | 3.1 | 4.6 | 5.1 | | ns |
| t_{PHL} | | | 1.8 | 4.4 | 4.8 | | 1.9 | 2.8 | 4 | 4.3 | | |
| t_{PLH} | LE | Q | 2.1 | 5.4 | 6.2 | | 2.2 | 3.4 | 5.1 | 5.8 | | ns |
| t_{PHL} | | | 2.1 | 4.9 | 4.7 | | 2.2 | 3.2 | 4.6 | 4.3 | | |
| t_{PZH} | \overline{OE} | Q | 1.7 | 5.6 | 7 | | 1.8 | 3.2 | 5.4 | 6.6 | | ns |
| t_{PZL} | | | 1.7 | 5.3 | 5.9 | | 1.8 | 3.2 | 4.9 | 5.5 | | |
| t_{PHZ} | \overline{OE} | Q | 2.3 | 6.3 | 6.6 | | 2.4 | 3.8 | 5.4 | 5.7 | | ns |
| t_{PLZ} | | | 1 | 7.4 | 6.4 | | 2.2 | 3.5 | 5.1 | 5 | | |
| $t_{sk(LH)}$ | | | | | | | | | 0.5 | | | ns |
| $t_{sk(HL)}$ | | | | | | | | | 0.5 | | | |


(1) All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|---------------|----------------------------|-----------------|------|-------------|----------------------------|-------------------------|----------------------|--------------|--|-------------------------|
| 5962-9763801VXA | ACTIVE | CFP | WD | 48 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9763801VX A SNV54LVTH16237 3WD | Samples |
| 74LVTH162373ZQLR | ACTIVE | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | LL2373 | Samples |
| SN74LVTH162373DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162373 | Samples |
| SN74LVTH162373DL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162373 | Samples |
| SN74LVTH162373DLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162373 | Samples |
| SNJ54LVTH162373WD | LIFEBUY | CFP | WD | 48 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9763801QX A SNJ54LVTH16237 3WD | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH162373, SN54LVTH162373-SP, SN74LVTH162373 :

- Catalog: [SN74LVTH162373](#), [SN54LVTH162373](#)

- Enhanced Product: [SN74LVTH162373-EP](#), [SN74LVTH162373-EP](#)

- Military: [SN54LVTH162373](#)

- Space: [SN54LVTH162373-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

- Military - QML certified for Military and Defense Applications

- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|----------------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| 74LVTH162373ZQLR | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.5 | 8.0 | 16.0 | Q1 |
| SN74LVTH162373DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVTH162373DLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|----------------------|-----------------|------|------|-------------|------------|-------------|
| 74LVTH162373ZQLR | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | 336.6 | 336.6 | 28.6 |
| SN74LVTH162373DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVTH162373DLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only
 E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 GDFP1-F56 and JEDEC MO-146AB

MECHANICAL DATA

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153



4219711/B 01/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. No metal in this area, indicates orientation.

EXAMPLE BOARD LAYOUT


ZQL0056A

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS
NOT TO SCALE

4219711/B 01/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

EXAMPLE STENCIL DESIGN

ZQL0056A

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4219711/B 01/2017

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated