











TPS65980

SLVSCK1A - APRIL 2014 - REVISED APRIL 2014

TPS65980 Thunderbolt™ Bus Power Buck/Boost

Features

- Powered From Thunderbolt™ Bus
- 2.5-V to 15.75-V Input
- 3.3-V Outputs
- Cable Power Out Current Limit
- Thermal Shutdown

Applications

- Thunderbolt™/Thunderbolt™ 2 Systems
- **Bus Powered Systems**
- Power Management Systems

3 Description

The TPS65980 DC/DC switching regulator that Thunderbolt™ power from а Thunderbolt[™] 2 power bus ranging from 2.5-V to 15.75-V and generates three separate 3.3-V supply outputs.

The TBT_OUT supply provides power to the local peripheral Thunderbolt[™] controller and support circuitry. The CBL_OUT supply provides power back to the Thunderbolt™ cable and has adjustable current limit. The DEV OUT supply provides power to all other circuitry in the device to perform its designed function.

The TPS65980 is available in 24-pin 5mm x 4mm x 0.9mm VQFN package.

Device Information⁽¹⁾

DEVICE NAME	CE NAME PACKAGE E	
TPS65980	VQFN (24)	5mm x 4mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic






Table of Contents

ures 1 lications 1		8.1	Overview	12
lications 1				
		8.2	Functional Block Diagram	13
cription 1		8.3	Feature Description	14
		8.4	Device Functional Modes	14
	9	App	lication and Implementation	15
		9.1	Application Information	15
	10			
S .	11			
		_		
			•	
	12		·	
Electrical Characteristics6	12			
Timing Requirements7				
Timing Diagrams 8		12.2	P. Electrostatic Discharge Caution	22
Typical Characteristics 10		12.3	Glossary	22
illed Description	13			22
i (Diffied Schematic 1 sion History 2 Configuration and Functions 3 cifications 4 Absolute Maximum Ratings 4 Handling Ratings 4 Recommended Operating Conditions 5 Thermal Information 5 Electrical Characteristics 6 Timing Requirements 7 Timing Diagrams 8 Typical Characteristics 10	Diffied Schematic 1 sion History 2 Configuration and Functions 3 cifications 4 Absolute Maximum Ratings 4 Handling Ratings 4 Recommended Operating Conditions 5 Thermal Information 5 Electrical Characteristics 6 Timing Requirements 7 Timing Diagrams 8 Typical Characteristics 10	Solified Schematic	8.4 Device Functional Modes. 9 Application and Implementation 9.1 Application Information 9.2 Typical Application 9.2 Typical Application

Product Folder Links: TPS65980

5 Revision History


Changes	from	Original	(Anril :	2014)	to Re	noisiva	Δ

Page

Revised document to full version. ______1



6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECORPTION				
NO.	NAME	1/0	DESCRIPTION				
1 SS		ANALOG	Soft Start Capacitance. This pin sets the soft start ramp rate when the TBT_IN voltage ramps from 0V to high voltage.				
2, 3, 4	GND	GND	Device Ground				
5	HV_OK	OUTPUT	High Voltage Present Indicator. This pin indicates that a high voltage is present on TBT_IN. The output asserts high when the TBT_IN pin is above the V _{HVT} voltage and the RESET output is asserting high.				
6	RESET	OUTPUT	Reset output indicator. This pin asserts low when TBT_OUT is in under-voltage.				
7	CBL_OUT	PWROUT	Current Limited Power Output to Thunderbolt™ Cable. This pin supplies power to the Thunderbolt™ cable. The current limit of this pin is set by the CBL_ILIMIT pin.				
8	CBL_ILIMIT	INPUT Current Limit Set. Logic input that sets the current limit state on the CBL_OUT pin. T TBT_OUT for a logic high input.					
9	DEV_EN	INPUT	Device Enable Input. When input pin is high, DEV_OUT is high impedance. When input pin low, DEV_OUT is connected to TBT_OUT.				
10	GND	ANALOG	Device Ground				
11, 12	TBT_OUT	PWROUT	Power Output to Thunderbolt™ circuitry. This pin supplies power to the Thunderbolt™ controller.				
13, 14	DEV_OUT	PWROUT	Power Output to peripheral device. This pin supplies power to circuitry not associated with the Thunderbolt™ controller or the Thunderbolt™ cable. It is intended to supply power to the peripheral device main function.				
15	CPP	ANALOG	Charge Pump Capacitance Positive Output				
16	CPN	ANALOG	Charge Pump Capacitance Negative Output				
17, 18	PGND	GND	Buck Controller Power Ground				
19, 20	SW	ANALOG	Buck Controller Switch Output				
21	BOOT	ANALOG	Buck Controller Bootstrap				
22, 23	TBT_IN	PWRIN	Power Input from Thunderbolt™ Cable. This pin is the power supply to the device.				
24	COMP	ANALOG	Buck Converter Compensation. This pin provides compensation to the buck converter feedback loop.				



Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

			MIN	MAX	UNIT
		TBT_IN	-0.3	18	
		DEV_EN	-0.3	3.6	
		BOOT	-0.3	25	
		BOOT (10 ns transient)	-0.3	27	
		BOOT (vs SW)	-0.3	7	
	Input voltage range (2)	SW	-0.6	18	V
		SW (10 ns transient)	-2	20	V
		COMP	-0.3	3.6	
		SS	-0.3	3.6	
		CBL_ILIMIT	-0.3	3.6	
		CPP	-0.3	7.2	
		CPN	-0.3	3.6	
	Outst	TBT_OUT, CBL_OUT, DEV_OUT	-0.3	3.6	V
	Output voltage range (2)	RESET, HV_OK	-0.3	3.6	V
V_{diff}	Voltage from GND to Ther	mal Pad	-0.2	0.2	V
	Voltage from PGND to GN	ID	-0.2	0.2	V
T _A	Operating ambient temper	ature	-40	85	°C
TJ	Operating junction temperation	ature	-40	125	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	Storage temperature range			°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2	kV
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All voltage values are with respect to network ground pin.



7.3 Recommended Operating Conditions

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
TBT_IN	Supply input volta	ige range	2.5	15.75	
		DEV_EN	-0.1	3.6	
		BOOT	-0.1	25	
		SW	-0.6	16.5	
	Input voltage range	COMP	-0.1	3.6	V
VI		SS	-0.1	3.6	
		CBL_ILIMIT	-0.1	3.6	
		CPP	-0.1	7.2	
		CPN	-0.1	3.6	
	Output voltage	TBT_OUT, CBL_OUT, DEV_OUT	-0.1	3.6	
Vo	range	RESET, HV_OK	-0.1	3.6	V
T _A	Operating free-air	temperature	-40	85	°C
T _J	Operating junction	n temperature	-40	125	°C

7.4 Thermal Information

		TPS65980	
	THERMAL METRIC ⁽¹⁾	RHF	UNIT
		24 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.2	9000
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.2	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	1.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

Unless otherwise noted all specifications applies over the V_{TBT_IN} range and operating ambient temperature of $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$, $C_{TBT_IN} = 22~\mu\text{F}$, $C_{TBT_OUT} = 10~\mu\text{F}$, $C_{CBL_OUT} = 1~\mu\text{F}$, CSS = 10 nF, and 33 V/ μ s logic input transitions. Typical values are for $V_{TBT_IN} = 12~V$ and $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPI	LIES AND CURRENTS	·				
V _{TBT_IN}	TBT_IN Input voltage range		2.5	12	15.75	V
	TBT_OUT to RESET clear high	TBT_OUT rising	3	3.1	3.2	
V_{REF_RSTN}	TBT_OUT to RESET assert low	TBT_OUT falling	2.5	2.6	2.7	V
V _{HVTR}	TBT_IN to HV_OK assert	TBT_IN rising	4.36	4.5	4.64	V
V _{HVTHYST}	TBT_IN to HV_OK clear	TBT_IN Falling hysteresis		100		mV
SR _{02L}	TBT_IN Input slew rate	TBT_IN transition from 0 V to 3.3 V	0.1		30	kV/s
SR _{L2H}	TBT_IN Input slew rate	TBT_IN transition from 3.3 V to 15 V	0.1		30	kV/s
I _{RAMP}	Combined output di/dt ⁽¹⁾				5	kA/s
	Buck converter efficiency	I _{LOADTOTAL} = 3 A, V _{TBT IN} = 12 V		87%		
Efficiency	Charge pump efficiency	$V_{TBT_{LIN}} = 3.3 \text{ V, } I_{LOADTOTAL} = 25 \text{ mA}$		47%		
POWER OUTP	UT PINS (LOW VOLTAGE INPUT)(2)	TOT_IN PEOPLETAL				
V _{TBT_IN}	TBT_IN Input voltage range		2.5	3.3	3.4	V
V _{TBT_OUT}	TBT_OUT Output voltage range ⁽³⁾		3.135	3.25	3.4	V
- 181_001		RESET high	5		50	mA
I _{TBT_OUT}	TBT_OUT Load current ⁽⁴⁾⁽⁵⁾	RESET low			100	μA
POWER OUTP	UT PINS (HIGH VOLTAGE INPUT) (6)	1,12021.1011			.00	
V _{TBT_IN}	TBT_IN Input voltage range		10	12	15.75	V
* IBI_IN	121_iit input voitago rango	I LOADTOTAL = 1 A to 3.5 A	3.221	3.27	3.319	
V_{TBT_OUT}	TBT_OUT Output voltage range ⁽³⁾	I_LOADTOTAL = 0.235 A to 3.5 A	3.221	3.27	3.42	V
	TBT_OUT Load current ⁽⁴⁾	1_LOAD TO TAL = 0.233 A to 3.3 A	235	5.21	1000	mA
I _{TBT_OUT}	TBT_OOT LOAD CUITETIE	ILIMIT = 0, I _{CBL_OUT} = 0 to 720 mA	3.171	3.27	3.319	IIIA
V _{CBL_OUT}	CBL_OUT Output voltage range (3)		3.17	3.27	3.319	V
V	DEV OUT Output Voltage Bange	ILIMIT = 1, I _{CBL_OUT} = 0 to 1.44 A	3.12	3.27	3.319	V
V _{DEV_OUT}	DEV_OUT Output Voltage Range	I _{DEV_OUT} = 0 to 2500 mA	3	3.21	3.319	v
	UT PINS (HIGH VOLTAGE INPUT DURING	STSTEM SLEEP)	5.0	40	45.75	V
V _{TBT_IN}	TBT_IN Input voltage range		5.2	12	15.75	V
V _{TBT OUT}	TBT_OUT DC Output voltage range	I_LOADTOTAL = 1 A to 3.5 A	3.221	3.27	3.319	V
		I_LOADTOTAL = 0.235 A to 3.5 A	3.221	3.27	3.42	
I _{TBT_OUT}	TBT_OUT Load current		5		31	mA
V _{CBL_OUT}	CBL_OUT Output voltage range (3)	I _{CBL_OUT} = 0 to 235 mA	3.171	3.27	3.319	V
V _{DEV_OUT}	DEV_OUT Output voltage range	$I_{DEV_OUT} = 0$ to 700 mA	3	3.3	3.319	V
CABLE OUTPU	JT (HIGH VOLTAGE INPUT & HIGH VOLTA	•				
V _{CBL_OUT_MON}	CBL_OUT Ramp-up monotonicity ⁽⁷⁾	CBL_OUT ramp from off to on			0	mV
V _{CBL_OUT_RIP}	CBL_OUT Voltage ripple	After settling All output combined Load > 1 mA			2	% _{P-P}
		All output combined Load < 1 mA			40	$mV_{P=P}$
	CRI OUT Current limit	ILIMIT = 0	0.8	1.1	1.4	
I _{LIM_CBLOUT}	CBL_OUT Current limit	ILIMIT = 1	1.6	2.2	2.8	Α
		RCBL_OUT = 0.5Ω to GND, ILIMIT = 0			500	
t _{LIM_CBLOUT}	Short circuit response time	RCBL_OUT = 0.01 Ω to GND, ILIMIT = 0			8	μs

- (1) The three voltage outputs (TBT_OUT, CBL_OUT, DEV_OUT) all pull current from a single node. Therefore, the total combined current cannot exceed the maximum di/dt.
- (2) CBL_OUT and DEV_OUT are open (high impedance) for this input voltage range.
- (3) During light load conditions, the average output voltage may reach 3.5 V with peaks not exceeding 3.42 V.
- (4) TBT_OUT load current flows from the TBT_OUT pin when the device is in charge pump mode and pulls the buck converter inductor when the device is in buck mode.
- (5) TBT_OUT load current will not go higher than 50mA until after the device asserts HV_OK.
- 6) The maximum current supplied by the TPS65980 to all outputs is limited to 3.5 A. Max power depends on the Thunderbolt™ system and how much power is supplied to the input.
- (7) A monotonicity of 0 mV means that the output does not have a negative going ramp at anytime during its power up ramp. A ripple of up to 62 mV from the DC/DC will occur.



Electrical Characteristics (continued)

Unless otherwise noted all specifications applies over the V_{TBT_IN} range and operating ambient temperature of $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$, $C_{TBT_IN} = 22~\mu\text{F}$, $C_{TBT_OUT} = 10~\mu\text{F}$, $C_{CBL_OUT} = 1~\mu\text{F}$, CSS = 10 nF, and 33 V/ μ s logic input transitions. Typical values are for $V_{TBT_IN} = 12~V$ and $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEV_EN AN	D ILIMIT INPUT LOGIC					
V _{IH}	High-level input voltage		2.6			V
V _{IL}	Low-level input voltage				0.6	V
I _{IN}	Input leakage to GND	$V_{\overline{DEV}_{\overline{EN}}} = 3.3V$			1	mA
RESET AND	HV_OK OUTPUT LOGIC					
V _{OH}	High-level output voltage	$I_L = -1.5$ mA, Referenced to V_{TBT_OUT}	-250		0	mV
V _{OL}	Low-level output voltage	I _L = 1.5 mA	0		250	mV
SOFT STAR	T ⁽⁸⁾					
I _{INRUSH}	Inrush current di/dt				250	kA/s
THERMAL S	SHUTDOWN					
T _{SD}	Shutdown temperature		120	135	150	°C
T _{SDHYST}	Shutdown hysteresis			10		°C

⁽⁸⁾ The charge pump will limit the normal ramp of current. Soft start will control the inrush current when the input ramps from 0 V to high voltage (not a normal operating condition). See recommended components section for required soft-start cap.

7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
t _{IN2OR}	TBT_IN to TBT_OUT On Time	$V_{TBT_IN} \ge 0.9 \times V_{TBT_IN(min)}$ to $V_{TBT_OUT} \ge 0.99 \times V_{TBT_OUT(min)}$ $R_{TBT_OUT} = 100 \Omega$			20	ms
t _{IN2OF}	TBT_IN to TBT_OUT Off Time	$\begin{split} &V_{TBT_IN} \leq 0.9 \times V_{TBT_IN(min)} \text{ to} \\ &V_{TBT_OUT} \leq 0.1 \times V_{TBT_OUT(min)} \\ &R_{TBT_OUT} = 100 \Omega \end{split}$		2.4	4	ms
t _{OUT2RR}	TBT_OUT to RESETZ High time	$V_{TBT_OUT} \ge V_{REF_RSTN(max)}$ rising to $V_{RESET} = 0.9 \times VOH$, $C_{RESETN} = 100 pF$			20	μs
t _{IN2RF}	TBT_IN to RESETZ Low time	$V_{TBT_IN} \le 0.9 \times V_{TBT_IN(min)}$ to $V_{RESET} = 0.1 \times V_{OH}$, $C_{RESETN} = 100 \text{ pF}$			20	ms
t _{HV2OKR}	TBT_IN Rise to HV_OK	$V_{TBT_IN} \ge V_{HVTR}$ to $V_{HV_OK} = 0.9 \times V_{OH}$ $C_{HV_OK} = 100 \text{ pF}$			10	μs
t _{HV2OKF}	TBT_IN Fall to HV_OK	$V_{TBT_IN} \le V_{HVTR} - V_{HVTHYST}$ to $V_{HV_OK} = 0.1 \times V_{OH}$, $C_{HV_OK} = 100 \text{ pF}$			10	μs
t _{HV2CR} (1)(2)	HV_OK to CBL_OUT On time	$V_{HV_OK} \ge 1.65 \text{ V to } V_{CBL_OUT} = 2.95 \text{ V}$ $R_{CB_OUT} = 100 \Omega$, $C_{HV_OK} = 100 \text{ pF}$	0.1		10	ms
t _{HV2CF}	HV_OK to CBL_OUT Off time	$V_{HV_OK} \le 1.65 \text{ V to } V_{CBL_OUT} = 2.95 \text{ V}$ $R_{CB_OUT} = 100 \Omega$, $C_{HV_OK} = 100 \text{ pF}$			40	μs
t _{RCBL}	CABLE_OUT Ramp time	V_{CBL_OUT} ramp 10% to 90% C_{CBL_OUT} = 0 to 52 μ F	0.1		10	ms
t _{DEVEN}	DEV_EN to DEV_OUT On time	$V_{\overline{DEV_EN}} \le 1.65 \text{ V to } V_{\overline{DEV_OUT}} = 2.7 \text{ V}$ $R_{\overline{DEV_OUT}} = 100 \Omega$	0.1		10	ms
t _{DEVDIS}	DEV_EN to DEV_OUT Off time	$V_{\overline{DEV_EN}} \ge 1.65 \text{V to } V_{\overline{DEV_OUT}} = 2.7 \text{ V}$ RDEV_OUT = 100 Ω			50	ms
t _{HV2DEVEN}	Wait time from HV_OK High before DEV_EN can be asserted low ⁽²⁾	$V_{HV_OK} \ge 1.65 \text{ V to } V_{\overline{DEV_EN}} \le 1.65 \text{ V}$ $C_{HV_OK} = 100 \text{ pF}$	2			ms

⁽¹⁾ TBT_IN must transition from 3.3 V to high voltage, not from 0 V to high voltage

⁽²⁾ During the transition from low voltage input to high voltage input, the total load of all outputs combined can not exceed 85 mA until 2 ms after HV_OK asserts high.

7.7 Timing Diagrams




Figure 1. TBT_IN Slew Rates

The TPS65980 has two normal operating regions. The first region is when 2.5 V \leq V_{TBT_IN} \leq 3.4 V. This is the normal power-up state and is termed the low-voltage state. When the input transitions to this range, the input slew rate must meet the SR_{02L} limits. In this voltage range, the TPS65980 operates with a charge pump to generate the nominally 3.3 V output. When the input voltage moves to the higher end of this range, the buck converter takes over to produce the 3.3 V. In normal operation, the TPS65980 input voltage will transition from the low-voltage range to a high-voltage range where 10 V \leq V_{TBT_IN} \leq 15.75 V. This is the high-voltage state and is the state where the TPS65980 will operate most of the time. In this state, the device operates as a buck converter providing a nominally 3.3 V output. Figure 1 shows the input voltage transitions and states.




Figure 2. Timing Diagram

Figure 2 shows normal operating timing diagram for the TBT_OUT output voltage and the RESET and HV_OK output indicator signals. When TBT_IN transitions to the low-voltage range, TBT_OUT will power up a short time later. Once TBT_OUT reaches the normal output range, RESET will transition high. However, timing for RESET is measured from the input TBT_IN transitioning high. When TBT_IN transitions from the low-voltage input range to the high-voltage input range, HV_OK will transition high. RESET is an active-high output indicating that the TBT_IN voltage is in the high-voltage range. When in the high-voltage state, the TPS65980 can provide much higher output current than when in the low-voltage state.



Timing Diagrams (continued)

When the TBT_IN input transitions from high-voltage to low-voltage, HV_OK will de-assert to a logic low. When the TBT_IN input voltage falls below the minimum operating voltage, the RESET output will de-assert low.





Figure 3. Timing Diagram

Figure 3 shows the CBL_OUT and DEV_OUT outputs and timing based on the HV_OK signal and the DEV_ENZ input. The CBL_OUT output will be connected to TBT_OUT and supplying 3.3V when HV_OK is asserting high. The DEV_OUT output will be connected to TBT_OUT and supplying 3.3 V when HV_OK is asserting high and the DEV_ENZ input is low.



7.8 Typical Characteristics




Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



Typical Characteristics (continued)





8 Detailed Description

8.1 Overview


The TPS65980 is a switching regulator designed for Thunderbolt™ and Thunderbolt™ 2 bus-powered systems. The TPS65980 receives power from a Thunderbolt™ host in the range of 2.5 V to 15.75 V and produces three separate 3.3 V outputs. TBT_OUT is the main output from the regulator. This output is generated from a switched-cap charge pump when the input is in the low-voltage range. The output is generated from a switching buck converter when the input voltage is in the high-voltage range. The TBT_OUT output powers the local Thunderbolt™ controller and any additional Thunderbolt™ circuitry. Once in the input has settled in the high-voltage range, the other two outputs can be powered from the TBT_OUT output. When the TBT_OUT is supplying 3.3 V, the RESET output asserts high. When the TBT_OUT voltage is below the valid output range, RESET asserts low. When TBT_IN is in the high-voltage input range and RESET is asserting high (valid output), HV_OK will assert high indicating that high-voltage has been received.

The CBL_OUT output supplies power back to the Thunderbolt™ cable for powering the active cable circuitry. This output is connected to the TBT_OUT output with a FET switch and is current limited.

The CBL_ILIMIT logic input pin sets the current limit level. The DEV_OUT output provides power to all other circuitry in the system. This output is not current limited and is enabled/disabled by the DEV_EN logic input.



8.2 Functional Block Diagram



Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback



8.3 Feature Description

8.3.1 2.5-V to 15.75-V Input

The TPS65980 is powered from a ThunderboltTM Bus. This is typically an input to a port from ThunderboltTM cable. This input will start at 3.3 V (2.5 V \leq V_{TBT_IN} \leq 3.4 V) until a link is established between a host and the peripheral device containing the TPS65980. Once the link is established, the voltage at the input can transition to a higher operating voltage (10 V \leq V_{TBT_IN} \leq 15.75 V).

8.3.2 3.3-V Outputs

The TPS65980 has three separate 3.3 V outputs. One output, TBT_OUT, is the output from the buck/boost and the other outputs, CBL_OUT and DEV_OUT, are outputs that through load switches from TBT_OUT.

The TBT_OUT supply provides power to the local peripheral Thunderbolt™ controller and support circuitry. The CBL_OUT supply provides power back to the Thunderbolt™ cable and has adjustable current limit. The DEV_OUT supply provides power to all other circuitry in the device to perform its designed function.

8.3.3 Thermal Shutdown

The TPS65980 as a thermal shutdown feature preventing the device from over heating during current limiting situations. The thermal shutdown occurs at a 135°C junction temperature typically. A 10°C hysteresis occurs before the thermal shutdown is cleared.

8.3.4 Cable Power Out Current Limit

The CBL_OUT output is current limited internally. The current limit has two values which are set by the CBL_ILIMIT logic input. When CBL_ILIMIT = 0, the current limit will bet set to 1.1 A typically. When CBL_ILIMIT = 1, the current limit will be set to 2.2 A typically.

8.4 Device Functional Modes

8.4.1 Operation with 2.5 V \leq V_{TBT IN} \leq 3.4 V

The TPS65980 has two normal operating regions. The first region is when $2.5 \text{ V} \leq \text{V}_{\text{TBT_IN}} \leq 3.4 \text{ V}$. This is the normal power-up state and is termed the low-voltage state. When the input transitions to this range, the input slew rate must meet the SR02L limits. In this voltage range, the TPS65980 operates with a charge pump to generate the nominally 3.3 V output. When the input voltage moves to the higher end of this range, the buck converter takes over to produce the 3.3 V.

8.4.2 Operation with 10 V \leq V_{TBT IN} \leq 15.75 V

In normal operation, the TPS65980 input voltage will transition from the low-voltage range to a high-voltage range where 10 V \leq V_{TBT_IN} \leq 15.75 V. This is the high-voltage state and is the state where the TPS65980 will operate most of the time. In this state, the device operates as a buck converter providing a nominally 3.3 V output.



9 Application and Implementation

9.1 Application Information

The TPS65980 DC/DC switching regulator that receives power from a Thunderbolt[™] or Thunderbolt[™] 2 power bus ranging from 2.5 V to 15.75 V and generates three separate 3.3-V supply outputs.

9.2 Typical Application

9.2.1 Single-Port Bus-Powered Thunderbolt™ Device




Figure 13. Typical Application (Single-Port Bus-Powered Thunderbolt™ Device)

9.2.1.1 Design Requirements

Table 1. Recommended Component Values


COMPONENT	DESCRIPTION	MIN	TYP	MAX	UNIT
C _{IN}	TBT_IN Input Capacitance	17.6	22	52	μF
C _{BOOT}	Converter Bootstrap Capacitance	8	10	12	nF
C _{CP}	Charge Pump Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C _{SS}	Soft Start Capacitance	8	10	12	nF
C _{TBT}	TBT_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	16	20	24	μF
C _{CBL}	CBL_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C _{DEV}	DEV_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C _C	Compensation Capacitance	8	10	12	nF
R _C	Compensation Resistance	8	10	12	kΩ
L	Inductor SRR1280 (ESR ≤ 20 mΩ)	8	10	12	μH

9.2.1.2 Detailed Design Procedure


The TPS65980 should use the recommended component values in Table 1. The device is designed to fit the needs of a ThunderboltTM bus powered peripheral and the recommended component values are chosen to satisfy those conditions. The input capacitance C_{IN} can be as high as 52 μ F, but this maximum capacitance must include all capacitances seen at the input to the ThunderboltTM port.



9.2.1.3 Application Performance Plots










Figure 21. Short Circuit Current Limit Response



9.2.2 Dual-Port Bus-Powered Thunderbolt™ Device




Figure 22. Typical Application (Dual-Port Bus-Powered Thunderbolt™ Device)

9.2.2.1 Design Requirements

In a dual-port application, the TBT_IN input voltage will be selected from either port. A simple diode-or function will produce TBT_IN from the higher of the two inputs. The diode-or selection will allow the high-voltage supply to be at TBT_IN.

In a dual port system, the TPS65980 must provide cable power to both ports. In this case, a second current limiting device (TPS22920) connected between TBT_OUT and the port is recommended. The CBL_OUT pin can also supply current to both ports. In this case, tying CBL_ILIMIT to TBT_OUT will double the amount of current that can be supplied before current limiting. When using this method, the voltage drop to the CBL_OUT pin will increase and care must be taken that other systems resistance do not cause the cable voltage to drop below the allowed pin voltage specified in the Thunderbolt™ specification. To avoid issues with voltage drop in the system, it is recommended that the second port be powered from TBT_OUT as shown in Figure 22. This relieves the voltage drop due to extra current through the CBL_OUT load switch.



Table 2. Recommended Component Values

COMPONENT	DESCRIPTION	MIN	TYP	MAX	UNIT
C _{IN}	TBT_IN Input Capacitance	17.6	22	52	μF
C _{BOOT}	Converter Bootstrap Capacitance	8	10	12	nF
C _{CP}	Charge Pump Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C _{SS}	Soft Start Capacitance	8	10	12	nF
C _{TBT}	TBT_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	16	20	24	μF
C _{CBL}	CBL_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C_{DEV}	DEV_OUT Output Capacitance (ceramic with ESR ≤ 10 mΩ)	0.8	1	1.2	μF
C _C	Compensation Capacitance	8	10	12	nF
R _C	Compensation Resistance	8	10	12	kΩ
L	Inductor SRR1280 (ESR ≤ 20 mΩ)	8	10	12	μH

9.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure in the Single-Port Bus-Powered Thunderbolt™ Device section.

9.2.2.3 Application Performance Plots

Refer to Application Performance Plots in the Single-Port Bus-Powered Thunderbolt™ Device section.



10 Power Supply Recommendations

The TPS65980 is designed to operate from a Thunderbolt™ bus. The input will range from 2.5 V to 15.75 V. The input should be placed as near to the port connector as possible.

11 Layout

11.1 Layout Guidelines

Proper placement and routing will maximize the performance of the TPS65980. Follow Figure 23 for optimized layout and routing (hashed planes indicate bottom layer).

11.2 Layout Example




Figure 23. Top View Board Layout



Layout Example (continued)

For TBT_IN, the input capacitors must be placed close to the device with an inductance less than 1nH from input capacitors to the TBT_IN pins. Layout tools and calculators are available to approximate the inductance. The input capacitors must have their GND side area via stitched to the GND plane. The GND side of the input cap should also share the same polygon as the PGND/PowerPad on the top layer. PowerPad should be connected to the GND plane through multiple vias.

Inductor placement should be above the TPS65980, slightly to the left of the device. The SW pins to the inductor must be connected though a plane as shown in Figure 23. The TBT_OUT pins also have to be connected to the other side of the inductor with a plane. This plane should be wide to overlap the output capacitors. The GND side of the output capacitors should be stitched to the GND plane.

The CBL_OUT output capacitor should be placed close to the device on the top layer with an inductance less than 1 nH from the capacitor to the CBL_OUT pin. The DEV_OUT capacitor is best placed on the bottom side of the board with two planes (top and bottom) connect through a set of vias. The number of vias placed should be able to carry at least 3 A (DEV_OUT = 2.5 A max) for margin and inductance path less than 1nH from DEV_OUT pins to capacitor. When routing DEV_OUT to an internal power plane, follow Figure 24 for via paths.




Figure 24. DEV OUT Recommended Routing

The charge pump capacitor must be placed on the top layer close to the CPP and CPN pins. The inductance paths from capacitor to the pins must be less than 1 nH. SS and Compensation components should be placed on the top layer close to the device.



12 Device and Documentation Support

12.1 Trademarks

Thunderbolt is a trademark of Intel Corporation.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

29-Oct-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65980RHFR	ACTIVE	VQFN	RHF	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65980	Samples
TPS65980RHFT	ACTIVE	VQFN	RHF	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65980	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





29-Oct-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Dec-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65980RHFR	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
TPS65980RHFT	VQFN	RHF	24	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 4-Dec-2016




*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS65980RHFR	VQFN	RHF	24	3000	367.0	367.0	35.0	
TPS65980RHFT	VQFN	RHF	24	250	210.0	185.0	35.0	

RHF (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RHF (R-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RHF (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.