

Autonomous Audio Headset Switch with Reduced GND Switch R_{ON} and FM Capability

Check for Samples: [TS3A226AE](#)

FEATURES

- Ground FET Switches (60m Ω typical)
- Autonomous Detection of Headset Types: 3-Poles or 4-Poles (with MIC on SLEEVE or RING2)
- Microphone Line Switches
- Supports FM Signal Transmission Through the Ground FETs
- Reduction of Click/Pop Noise
- VDD Range: 2.6 V – 4.7 V
- THD (Mic): 0.002% Typical
- Low Current Consumption: 6.5- μ A Typical
- \pm 8kV Contract Discharge (IEC 61000-4-2) ESD Performance on SLEEVE and RING2 Pins

APPLICATIONS

- Mobile Phones / Tablet PCs
- Notebook/Ultrabook Computers

DESCRIPTION

The TS3A226AE is an audio headset switch that detects 3- or 4-pole 3.5mm accessories. For a 4-pole accessory with a microphone, the TS3A226AE also detects the MIC location and routes the microphone and ground signals automatically. The ground signal is routed through a pair of low-impedance ground FETs (60m Ω typical), resulting minimal impact on audio cross-talk performance. The autonomous detection feature allows end users to plug in accessories with different audio pole configurations into the mobile device and have them operate properly with no added software control and complexity. The ground FETs of the device are designed to allow FM signal pass-through, making it possible to use the ground line of the headset as an FM antenna in mobile audio application.

The TS3A226AE is packaged within a 1.2mm x 1.2mm WCSP package, making it suitable for use in mobile application.




Figure 1. Typical Application Diagram

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS3A226AE


SCDS346A – JUNE 2013 – REVISED JULY 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE; YFF-WCSP



Die Size: 1.2mm x1.2mm
 Bump Size: 0.25mm
 Bump Pitch: 0.4mm

TS3A226AE Pin Mapping (Top View)

	3	2	1
C	GND	TIP	EN
B	SLEEVE	GNDA	MICp
A	RING2	GNDB	VDD

PIN FUNCTIONS

NUMBER	PIN		DESCRIPTION
	NAME	TYPE	
A1	VDD	Supply	Power supply for the chip.
A2	GNDB	Ground	FET2 ground reference.
A3	RING2	I/O	Connected to the RING2 segment of the jack. The pin will be routed automatically by TS3A226AE to either MICp or GNDB depending on the type of accessory.
B1	MICp	I/O	Microphone signal connection to codec. Microphone bias should be fed into this pin.
B2	GNDA	Ground	FET1 ground reference.
B3	SLEEVE	I/O	Connected to the SLEEVE segment of the jack. The pin will be routed automatically by TS3A226AE to either MICp or GNDA depending on the type of accessory.
C1	EN	Input	A rising edge triggers the detection sequence. This pin can be connected to the headset jack to allow automatic pull-up to supply after headset insertion.
C2	TIP	I/O	Connected to the TIP segment of the headphone jack.
C3	GND	Ground	Chip ground reference.

S1 MUX DETAIL




Figure 2. S1 Mux Detail

FUNCTIONAL TABLES: INTERNAL SWITCHES

EN	Accessory Type	Accessory Configuration	SW1	SW2	FET1	FET2
0	N/A	—	High Z	High Z	High Z	High Z
1	TRS 3-pole Headphone or Speaker	TIP = Audio Left Ring = Audio Right Sleeve = Ground	On	On	On	On
1	TRRS 4-pole Headphone	TIP = Audio Left Ring1 = Audio Right Ring2 = Ground Sleeve = Microphone	On	High Z	High Z	On
1	TRRS 4-pole Headphone	TIP = Audio Left Ring1 = Audio Right Ring2 = Microphone Sleeve = Ground	High Z	On	On	High Z
1	N/A	—	On	On	On	On

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
V _I	Voltage range on VDD ⁽²⁾	-0.3 to 5	V
	Voltage range on EN, MICP, RING2, SLEEVE, TIP ⁽²⁾	-0.3 to V _{DD} +0.5	V
T _A	Operating ambient temperature range ⁽³⁾	-40 to 85	°C
T _{J (MAX)}	Maximum operating junction temperature	125	°C
T _{stg}	Storage temperature range	-65 to 150	°C
ESD rating	Charge device model (JEDEC 22 C101)	500	V
	Human body model (JEDEC 22 A114)	2	kV
	Contact discharge on RING2, SLEEVE, TIP (IEC 61000-4-2)	8	kV

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} - (θ_{JA} × P_{D(max)})

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{DD}	Supply voltage range	2.6	4.5	V	
V _{IO}	Input/Output voltage range (EN, MICP, RING2, SLEEVE, TIP)	0	V _{DD}	V	
V _{IO(TIP)}	Input/Output voltage range for TIP	-2.0	V _{DD}	V	
V _{IH}	Input Logic High for EN	V _{DD} = 2.6 V	1.16	V _{DD}	V
		V _{DD} = 3.3 V	1.24	V _{DD}	
		V _{DD} = 4.5 V	1.48	V _{DD}	
V _{IL}	Input Logic Low for EN	V _{DD} = 2.6 V	0	0.19	V
		V _{DD} = 3.3 V	0	0.3	
		V _{DD} = 4.5 V	0	0.5	
T _A	Operating temperature range	-40	85	°C	

KEY ELECTRICAL CHARACTERISTICS

 Unless otherwise noted the specification applies over the V_{DD} range and operating junction temperature $-40^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$. Typical values are for V_{DD} = 3.3V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Input Voltage Range		2.6	3.3	4.5	V
I _{DD}	Quiescent Current	V _{DD} = 4.5 V, V _{MICP} = 1.8 V to V _{DD} , EN=L or EN=H (after detection)		6.5	14	μA
SWITCH RESISTANCE						
R _{F1}	FET1 On Resistance	V _{DD} = 2.6 V, V _{GND} = 0 V, I _{GND} = 10 mA		60	85	mΩ
R _{F2}	FET2 On Resistance			60	85	
R _{SW1}	SW1 On Resistance	V _{DD} = 2.6 V, V _{SLEEVE/RING2} = 0 V to 2.6 V, I _{MIC} = ±10 mA		8.5	10.5	Ω
R _{SW2}	SW2 On Resistance			8.5	10.5	
SWITCH LEAKAGE CURRENT						
I _{OFF-0.1}	FET1 and FET2 off leakage	V _{IN} = 0 V to 2.6 V, V _{OUT} = 0 V, V _{DD} = 4.5 V			1	μA
I _{OFF-10}	SW1, SW2 off leakage				1	
I _{ON-10}	SW1, SW2 on leakage				1	
SWITCH DYNAMIC CHARACTERISTICS						
BW _{F1}	FET1 Bandwidth	V = 60 mV _{PP} , I _{bias} = 10 mA	160	200		MHz
BW _{F2}	FET2 Bandwidth		160	200		
PSR ₂₁₇	Power Supply Rejection, R _L = 50 Ω	V = 200 mV _{PP} , f = 217 Hz		-110		dB
PSR _{1k}		V = 200 mV _{PP} , f = 1 kHz		-100		dB
PSR _{20k}		V = 200 mV _{PP} , f = 20 kHz		-85		dB
ISO _{S1}	SLEEVE or RING2 to MICP Isolation	V = 200 mV _{PP} , f = 20 kHz, R _L = 50 Ω		-80		dB
SEP _{S1}	SLEEVE to RING2 Separation	V = 200 mV _{PP} , f = 20 kHz, R _L = 50 Ω (see Figure 5)		-80		dB
THD ₁₀	Total Harmonic Distortion	V = 10 mV _{PP} , f = 20-20 kHz, R _S = 600 Ω		0.01%		
THD ₂₀₀		V = 200 mV _{PP} , f = 20-20 kHz, R _S = 600 Ω		0.002%		
TIMING CHARACTERISTICS						
t _{dect}	Total detection time	From EN=H to S1 switch(es) closing		180		ms

TYPICAL CHARACTERISTICS




Figure 3.




Figure 4.




Figure 5.




Figure 6.

REVISION HISTORY

Changes from Original (June 2013) to Revision A	Page
• Removed Machine Model ESD specification.	3
• Added EN=L or EN=H (after detection) to I _{DD} TEST CONDITIONS.	4
• Added typical values to R _{SW1} and R _{SW2}	4
• Added t _{dect} PARAMETER to KEY ELECTRICAL CHARACTERISTICS table.	4

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A226AEYFFR	ACTIVE	DSBGA	YFF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YP2 26AE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A226AEYFFR	DSBGA	YFF	9	3000	180.0	8.4	1.46	1.36	0.7	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A226AEYFFR	DSBGA	YFF	9	3000	182.0	182.0	20.0




YFF0009



PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 1.386 mm, Min = 1.326 mm
 E: Max = 1.286 mm, Min = 1.226 mm

4219552/A 05/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFF0009

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4219552/A 05/2016

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFF0009

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4219552/A 05/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.