

TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE SLOS478D-JULY 2005-REVISED AUGUST 2006

www.ti.com

FEATURES

- **OPERATIONAL AMPLIFIER**
 - Low Offset Voltage, Max of:
 - TSM104WA...3 mV (25°C) and 4 mV (Full Temperature)
 - TSM104W...5 mV (25°C) and 6 mV (Full **Temperature**)
 - Low Supply Current...375 µA/Channel Typ at $V_{CC} = 5 V$
 - Unity Gain Bandwidth...0.9 MHz Typ
 - Input Common-Mode Range Includes GND
 - Large Output-Voltage Swing...0 V to $V_{cc} - 2 V$
 - Wide Supply-Voltage Range...3 V to 30 V
 - 2-kV ESD Protection (HBM)
- VOLTAGE REFERENCE
 - Adjustable Output Voltage...V_{REF} to 36 V
 - V_{REF} = 2.5 V With Tight Tolerance, Max of:
 - TSM104WA...0.4% (25°C) and 0.8% (Full **Temperature**)
 - TSM104W...1% (25°C) and 2% (Full **Temperature**)
 - Low Temperature Drift...7 mV Typ Over **Operating Temperature Range**
 - Wide Sink-Current Range...0.5 mA Typ to 100 mA
 - Output Impedance...0.2 Ω Typ

DESCRIPTION/ORDERING INFORMATION

The TSM104W combines the building blocks of a guad operational amplifier and an adjustable voltage reference, both of which often are used in the control circuitry of switch-mode power supplies.

For the A grade, especially tight voltage regulation can be achieved through the low offset voltage for each operational amplifier (typically 0.5 mV) and tight tolerance for the voltage reference (0.4% at 25°C and 0.8% over operating temperature range).


The TSM104W and TSM104WA are characterized for operation from -40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TYPICAL APPLICATIONS

- **Battery Chargers**
- Switch-Mode Power Supplies
- Linear Voltage Regulation
 - **Data-Acquisition Systems**



SLOS478D-JULY 2005-REVISED AUGUST 2006

TEXAS INSTRUMENTS www.ti.com

ORDERING INFORMATION

T _A	MAX V _{IO} AND V _{REF} TOLERANCE (25°C)	PACK	(AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP – N	Tube of 25	TSM104WAIN	PREVIEW
		SOIC – D	Tube of 75	TSM104WAID	TEMAOAWAL
	A grade 3 mV, 0.4%	50IC - D	Reel of 2500	TSM104WAIDR	TSM104WAI
	0 1117, 0.470	TSSOP – PW	Tube of 75	TSM104WAIPW	CM404AL
4000 to 40500		1550P - PW	Reel of 2000	TSM104WAIPWR	SM104AI
–40°C to 105°C		PDIP – N	Tube of 25	TSM104WIN	PREVIEW
		SOIC – D	Tube of 75	TSM104WID	TOMADAWA
	Standard grade 5 mV, 1%	50IC - D	Reel of 2500	TSM104WIDR	TSM104WI
	5 117, 176	TOOOD DW	Tube of 75	TSM104WIPW	0144041
		TSSOP – PW	Reel of 2000	TSM104WIPWR	SM104I

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Absolute Maximum Ratings⁽¹⁾

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage			36	V
V_{ID}	Operational amplifier input differential voltage			36	V
VI	Operational amplifier input voltage range		-0.3	36	V
I _{KA}	Voltage reference cathode current			100	mA
		D package		73	
θ_{JA}	Package thermal impedance ⁽²⁾⁽³⁾	N package		67	°C/W
		PW package		108	
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	3	30	V
Ι _κ	Cathode current	1	100	mA
T _A	Operating free-air temperature	-40	105	°C

SLOS478D-JULY 2005-REVISED AUGUST 2006

Total Device Electrical Characteristics

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
	Total supply current,	$V_{CC+} = 5 V$, No load	Full rongo		1.4	2.4	m 1
1	excluding cathode-current reference	$V_{CC+} = 30 V$, No load	Full range			4	mA

Operational Amplifier Electrical Characteristics

 V_{CC+} = 5 V, V_{CC-} = GND, V_O = 1.4 V, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
				25°C		1	5		
		TSM104W		Full range			6		
V _{IO}	Input offset voltage			25°C		0.5	3	mV	
		TSM104WA		Full range			4		
αV_{IO}	Input offset voltage d	rift		25°C		7		μV/°C	
				25°C		2	30		
IIO	Input offset current			Full range			50	nA	
	land black summers			25°C		30	150		
I _{IB}	Input bias current			Full range			200	nA	
•			$V_{CC+} = 15 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega,$	25°C	50	100			
A _{VD}	Large-signal voltage gain		$V_0 = 1.4$ V to 11.4 V	Full range	25			V/mV	
k _{SVR}	Supply-voltage rejecti	on ratio	V _{CC+} = 5 V to 30 V	25°C	65	100		dB	
				25°C	0		V _{CC+} – 1.5		
VICR	Input common-mode	voltage range	$V_{CC+} = 30 V^{(1)}$	Full range	0		V _{CC+} – 2	V	
	CMRR Common-mode rejection ratio			25°C	70	85			
CMRR				Full range	60			dB	
I _{source}	Output source curren	t	V _{CC+} = 15 V, V _O = 2 V, V _{id} = 1 V	25°C	20	40		mA	
I _{SC}	Short circuit to GND		V _{CC+} = 15 V	25°C		40	60	mA	
l _{sink}	Output sink current		$V_{CC+} = 15 \text{ V}, V_O = 2 \text{ V}, V_{id} = -1 \text{ V}$	25°C	10	20		mA	
N/	L Park Jacob and and and the			25°C	27	28		- V	
V _{OH}	High-level output volt	age	$V_{CC+} = 30 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$	Full range	27				
.,			D 1010	25°C		5	20	.,	
V _{OL}	Low-level output volta	age	$R_L = 10 \text{ k}\Omega$	Full range			20	mV	
SR	Slew rate at unity gain	n	$ \begin{array}{l} V_{CC+} = 15 \text{ V}, C_L = 100 \text{ pF}, \\ \text{R}_L = 2 k\Omega, V_l = 0.5 \text{ V to } 3 \text{ V}, \\ \text{unity gain} \end{array} $	25°C	0.1	0.3		V/µs	
GBW	Gain bandwidth produ	uct		25°C	0.5	0.9		MHz	
THD	Total harmonic distor	tion	$ \begin{array}{l} V_{CC+} = 30 \; V, \; V_O = 2 \; V_{pp}, \\ C_L = 100 \; pF, \; R_L = 2 \; k\Omega, \\ f = 1 \; kHz, \; A_V = 20 \; dB \end{array} $	25°C		0.01		%	
V _n	Equivalent input noise	e voltage	V_{CC} = 30 V, R _S = 100 Ω , f = 1 kHz	25°C		25		nV/√ Hz	
	Channel separation		1 kHz < f < 20 kHz	25°C		120		dB	

(1) The input common-mode voltage of either input should not be allowed to go below -0.3 V. The upper end of the common-mode voltage range is $V_{CC+} - 1.5$ V, but either input can go to $V_{CC+} + 0.3$ V without damage (absolute maximum ratings still must be observed).

SLOS478D-JULY 2005-REVISED AUGUST 2006

Voltage Reference Electrical Characteristics

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		TENALOANA	10 m	25°C	2.475	2.5	2.525	
V	Deference voltage	TSM104W	I _K = 10 mA	Full range	2.45		2.55	V
V _{REF}	Reference voltage	TCN410414/4	10 m 4	25°C	2.49	2.5	2.51	v
		TSM104WA	$I_{K} = 10 \text{ mA}$	Full range	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2.52		
ΔV_{REF}	Reference input voltage deviation over temperature range		$V_{KA} = V_{REF}$, $I_K = 10 \text{ mA}$	Full range		7	30	mV
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of change in refere change in cathode volta		$V_{KA} = 3 V$ to 36 V, $I_K = 10 mA$	25°C	-2	-1.1		mV/V
	Defense as insut summer		1 10 1	25°C		1.5	2.5	
I _{REF}	Reference input current		I _K = 10 mA	Full range			3	μA
ΔI_{REF}	Reference input current temperature range	deviation over		Full range		0.8	1.2	μA
I _{min}	Minimum cathode current for regulation		$V_{KA} = V_{REF}$	25°C		0.5	1	mA
I _{K,OFF}	Off-state cathode currer	ıt		25°C		180	500	nA
z _{ka}	Dynamic impedance ⁽¹⁾		$V_{KA} = V_{REF}$, f < 1 kHz, $\Delta I_{K} = 1$ mA to 100 mA	25°C		0.2	0.5	Ω

$$|z_{ka}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

(1) The dynamic impedance is defined as



100

80

60

20

0

-20 2.3

l_× – mA 40


TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE

AMPLIFIER NOISE VOLTAGE

SLOS478D-JULY 2005-REVISED AUGUST 2006


TYPICAL OPERATING CHARACTERISTICS

 $T_{A} = 25^{\circ}C$ (unless otherwise noted)





TOTAL HARMONIC DISTORTION (THD)














SLOS478D-JULY 2005-REVISED AUGUST 2006



TYPICAL OPERATING CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$ (unless otherwise noted)





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSM104WAID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WAI	Samples
TSM104WAIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WAI	Samples
TSM104WAIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	SM104AI	Samples
TSM104WIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WI	Samples
TSM104WIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	SM104I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSM104WAIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM104WAIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSM104WIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM104WIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSM104WAIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM104WAIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TSM104WIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM104WIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated