



Order

Now







TXS0104E-Q1

SCES853C-NOVEMBER 2013-REVISED JANUARY 2017

TXS0104E-Q1 4-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications

Features 1

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
 - **Device HBM ESD Classification Level 2**
 - **Device CDM ESD Classification Level C6**
- No Direction-Control Signal Required
- Maximum Data Rates
 - 24 Mbps Maximum (Push Pull)
 - 2 Mbps (Open Drain)
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port ($V_{CCA} \leq V_{CCB}$)
- No Power-Supply Sequencing Required—V_{CCA} or V_{CCB} Can Be Ramped First
- ESD Protection Exceeds JESD 22
 - A Port
 - 2000-V Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)
 - B Port
 - 15-kV Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)
- IEC 61000-4-2 ESD (B Port)
 - ±8-kV Contact Discharge
 - ±10-kV Air-Gap Discharge

2 Applications

- Automotive infotainment, advance driver assistance systems (ADAS)
- Isolates and Level Translates Between Main **Processor and Peripheral Modules**
- I²C or 1-Wire Voltage-Level Translation

3 Description

The TXS0104E-Q1 device connects an incompatible logic communication from chip-to-chip due to voltage mismatch. This auto-direction translator can be conveniently used to bridge the gap without the need of direction control from the host. Each channel can be mixed and matched with different output types (open-drain or push-pull) and mixed data flows (transmit or receive) without intervention from the host. This 4-bit noninverting translator uses two separate configurable power-supply rails. The A and B ports are designed to track V_{CCA} and V_{CCB} respectively. The $V_{\rm CCB}$ pin accepts any supply voltage from 2.3 V to 5.5 V while the $V_{\rm CCA}$ pin accepts any supply voltage from 1.65 V to 3.6 V such that V_{CCA} is less than or equal to V_{CCB} . This tracking allows for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXS0104E-Q1 device is designed so that the OE input circuit is supplied by V_{CCA}.


To ensure the high-impedance state during power up or power down, the OE pin must be tied to the GND pin through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device	Information ⁽¹⁾
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TXS0104E-Q1	TSSOP (14)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Transfer Characteristics of an N-Channel Transistor





Texas Instruments

www.ti.com

Page

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription 1
4		sion History2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements—V _{CCA} = 1.8 V \pm 0.15 V 6
	6.7	Timing Requirements— $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$
	6.8	Timing Requirements—V _{CCA} = 3.3 V \pm 0.3 V 6
	6.9	Switching Characteristics—V _{CCA} = 1.8 V \pm 0.15 V 7
	6.10	Switching Characteristics— $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} 8$
	6.11	Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$. 10
	6.12	Typical Characteristics 11
7	Para	meter Measurement Information 12
	7.1	Load Circuits 12
	7.2	Voltage Waveforms 13

8	Deta	iled Description	14
	8.1	Overview	14
	8.2	Functional Block Diagram	15
	8.3	Feature Description	16
	8.4	Device Functional Modes	16
9	App	lication and Implementation	17
	9.1	Application Information	
	9.2	Typical Application	
10		ver Supply Recommendations	
11	Lay	out	19
		Layout Guidelines	
	11.2	Layout Example	19
12	Dev	ice and Documentation Support	20
	12.1	Documentation Support	20
	12.2		
	12.3	Community Resources	20
	12.4	Trademarks	20
	12.5	Electrostatic Discharge Caution	20
	12.6	Glossary	20
13	Mec	hanical, Packaging, and Orderable	
		mation	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (May 2014) to Revision C	Page
•	Changed the type of the OE pin from output (O) to input (I) in the Pin Functions table	3
•	Moved T _{stg} back to the Absolute Maximum Ratings table and changed the Handling Ratings table to ESD Ratings	4
•	Added the Documentation Support, Receiving Notification of Documentation Updates, and Community Resources sections	20

Changes from Revision A (April 2014) to Revision B


• (Changed device status from Product Preview to Production Data 1
-----	---

2



TXS0104E-Q1 SCES853C – NOVEMBER 2013 – REVISED JANUARY 2017

5 Pin Configuration and Functions



NC - No internal connection

Pin Functions

P	PIN		PIN		DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION				
A1	2	I/O	Input-output 1 for the A port. This pin is referenced to V _{CCA} .				
A2	3	I/O	Input-output 2 for the A port. This pin is referenced to V _{CCA} .				
A3	4	I/O	Input-output 3 for the A port. This pin is referenced to V _{CCA} .				
A4	5	I/O	Input-output 4 for the A port. This pin is referenced to V _{CCA} .				
B1	13	I/O	nput-output 1 for the B port. This pin is referenced to V _{CCB} .				
B2	12	I/O	Input-output 2 for the B port. This pin is referenced to V _{CCB} .				
B3	11	I/O	Input-output 3 for the B port. This pin is referenced to V _{CCB} .				
B4	10	I/O	Input-output 4 for the B port. This pin is referenced to V _{CCB} .				
GND	7	_	Ground				
NC	6		No connection				
NC	9	_	No connection				
OE	8	I	Tri-state output-mode enable. Pull the OE pin low to place all outputs in tri-state mode. This pin is referenced to V_{CCA} .				
V _{CCA}	1	I	A-port supply voltage. 1.65 V \leq V _{CCA} \leq 3.6 V and V _{CCA} \leq V _{CCB} .				
V _{CCB}	14	Ι	B-port supply voltage. 2.3 V \leq V _{CCB} \leq 5.5 V.				

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Supply voltage	V _{CCA}		-0.5	4.6	V
Supply voltage	V _{CCB}		-0.5	6.5	v
Input-output pin voltage, V_{IO} ⁽²⁾	A1, A2, A3, A4	A port	-0.5	4.6	V
	B1, B2, B3, B4	B port	-0.5	6.5	v
	Voltage range applied to any output in the high- impedance or power-off state ⁽²⁾	A port	-0.5	4.6	- V - V
		B port	-0.5	6.5	
Output voltage, V _O	Voltage range applied to any output in the high or low state $^{\rm (2)}$ $^{\rm (3)}$	A port	-0.5	V _{CCA} + 0.5	
		B port	-0.5	V _{CCB} + 0.5	
Input clamp current, IIK	·	V _I < 0		-50	mA
Output clamp current, I_{OK} $V_O < 0$				-50	mA
Continuous output current, I _O				±50	mA
Continuous current through each V _{CCA} , V _{CCB} , or GND				±100	mA
Storage temperature range, T _{stg}			-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	Supply voltage ⁽¹⁾				1.65	3.6	V
V _{CCB}	Supply voltage ⁽¹⁾				2.3	5.5	v
V	High-level input voltage	A-port I/Os	1.65 to 1.95 V	2.3 to 5.5 V	$V_{CCA} - 0.2$	V _{CCA}	
V _{IH(Ax)}	High-level linput voltage	A-poit i/Os	2.3 to 3.6 V	2.3 10 5.5 V	$V_{CCA} - 0.4$	V _{CCA}	V
V _{IH(Bx)}	High-level input voltage	B-port I/Os			$V_{CCB} - 0.4$	V _{CCB}	v
V _{IH(OE)}	High-level input voltage	OE input	1.65 to 3.6 V	2.3 to 5.5 V	V _{CCA} × 0.65	5.5	
V _{IL(Ax)}	Low-level input voltage	A-port I/Os			0	0.15	
V _{IL(Bx)}	Low-level input voltage	B-port I/Os	1.65 to 3.6 V	2.3 to 5.5 V	0	0.15	V
V _{IL(OE)}	Low-level input voltage	OE input			0	$V_{CCA} \times 0.35$	
$\Delta t / \Delta v_{(Ax)}$	Input transition rise or fall rate	A-port I/Os, push-pull driving				10	
$\Delta t / \Delta v_{(Bx)}$	Input transition rise or fall rate	B-port I/Os, push-pull driving	1.65 to 3.6 V	2.3 to 5.5 V		10	ns/V
$\Delta t / \Delta v_{(OE)}$	Input transition rise or fall rate	OE input				10	
T _A	Operating free-air temperature				-40	125	°C

(1) V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.



6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TXS0104E-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	120.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	49.1	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	61.8	°C/W
ΨJT	Junction-to-top characterization parameter	6.2	°C/W
Ψјв	Junction-to-board characterization parameter	61.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{OH(Ax)}	High-level output voltage, A port	$I_{OH} = -20 \ \mu A,$ $V_{I(Bx)} \ge V_{CCB} - 0.4 \ V$	1.65 to 3.6 V	2.3 to 5.5 V	V _{CCA} × 0.75			V
V _{OL(Ax)}	Low-level output voltage, A port	$I_{OL} = 1 \text{ mA},$ $V_{I(Bx)} \leq 0.15 \text{ V}$	1.65 to 3.6 V	2.3 to 5.5 V			0.4	V
V _{OH(Bx)}	High-level output voltage, B port	$I_{OH} = -20 \ \mu A,$ $V_{I(Ax)} \ge V_{CCA} - 0.2 \ V$	1.65 to 3.6 V	2.3 to 5.5 V	V _{CCB} × 0.75			V
V _{OL(Bx)}	Low-level output voltage, B port	$I_{OL} = 1 \text{ mA},$ $V_{I(Ax)} \le 0.15 \text{ V}$	1.65 to 3.6 V	2.3 to 5.5 V			0.4	V
		V _I = V _{CCI} or GND					±2	
$I_{I(OE)}$	Input current, OE	$V_I = V_{CCI}$ or GND, $T_A = 25^{\circ}C$	1.65 to 3.6 V	2.3 to 5.5 V			±1	μΑ
	Off-state output current, A or B port	OE = V _{IL}					±3	
I _{oz}			2.3 to 5.5 V			±1	μA	
	Supply current, A port		1.65 to V_{CCB}	2.3 to 5.5 V			4	μΑ
I _{CCA}		$V_1 = V_0 = Open,$ $I_0 = 0$	3.6 V	0			2.2	
			0	5.5 V			-1	
			1.65 to V_{CCB}	2.3 to 5.5 V			21	
I _{CCB}	Supply current, B port	$V_I = V_O = Open,$ $I_O = 0$	3.6 V	0			-1	μA
		.0 0	0	5.5 V			5	
I _{CCA} +I _{CCB}	Supply current, A port plus B port supply current	$V_I = V_O = Open,$ $I_O = 0$	1.65 V to V_{CCB}	2.3 to 5.5 V			25	μΑ
0			2.2.1/	2.2.1/			4	~ F
C _{I(OE)}	Input capacitance, OE	$T_A = 25^{\circ}C$	3.3 V	3.3 V		2.5		pF
0	Input-output capacitance, A						6.5	
C _{IO(Ax)}	port	T _A = 25°C	0.0.1/	221		5		~ F
0	Input-output capacitance, B		3.3 V	3.3 V			16.5	pF
C _{IO(Bx)}	port	$T_A = 25^{\circ}C$				12		

(1) V_{CCA} must be less than or equal to $V_{CCB},$ and V_{CCA} must not exceed 3.6 V.

SCES853C-NOVEMBER 2013-REVISED JANUARY 2017

6.6 Timing Requirements— $V_{CCA} = 1.8 V \pm 0.15 V$

over recommended operating free-air temperature range (unless otherwise noted)

				MIN MAX	UNIT
			$V_{CCB} = 2.5 V \pm 0.2 V$	18	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	21	
	Data rata		$V_{CCB} = 5 V \pm 0.5 V$	23	Mhaa
	Data rate		$V_{CCB} = 2.5 V \pm 0.2 V$	2	Mbps
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	
			$V_{CCB} = 5 V \pm 0.5 V$	2	
		Push-pull driving	$V_{CCB} = 2.5 V \pm 0.2 V$	55	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	47	
	Pulse duration, data		$V_{CCB} = 5 V \pm 0.5 V$	43	
t _w	inputs See Figure 7		$V_{CCB} = 2.5 V \pm 0.2 V$	500	ns
	-	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	500	
			$V_{CCB} = 5 V \pm 0.5 V$	500	

6.7 Timing Requirements— $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted)

				MIN MAX	UNIT
			$V_{CCB} = 2.5 V \pm 0.2 V$	20	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	22	
	Data rata		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	24	
	Data rate		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2	Mbps
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	
			$V_{CCB} = 5 V \pm 0.5 V$	2	
		Push-pull driving	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	50	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	45	
	Pulse duration, data		$V_{CCB} = 5 V \pm 0.5 V$	41	
tw	inputs See Figure 7		$V_{CCB} = 2.5 V \pm 0.2 V$	500	ns
	-	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	500	
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	500	

6.8 Timing Requirements— $V_{CCA} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted)

				MIN N	ЛАХ	UNIT
		Duch null driving	V _{CCB} = 3.3 V ± 0.3 V		22	
	Data rata	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		24	Mhaa
	Data rate	One of the late of the second	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2	Mbps
		Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		2	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	45		
	Pulse duration, Data		$V_{CCB} = 5 V \pm 0.5 V$	41		~~~
τ _w	inputs See Figure 7		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	500		ns
	Ŭ	Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$	500		

www.ti.com

STRUMENTS

EXAS

6



6.9 Switching Characteristics—V_{CCA} = 1.8 V \pm 0.15 V

PARAMETER		TEST	CONDITIONS	MIN	MAX	UNIT	
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		6		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.8		
t _{PHL(A-B)}	Propagation delay time (high to low), from A (input) to B (output)		$V_{CCB} = 5 V \pm 0.5 V$		5.8		
	See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		8.8		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		9.6		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		10		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		4.4	ns	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.5		
	Propagation delay time (high to low), from		$V_{CCB} = 5 V \pm 0.5 V$		4.7		
t _{PHL(B-A)}	B (input) to A (output) See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		5.3		
	-	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.4		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		4		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		7.7		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		6.8		
	Propagation delay time (low to high), from		$V_{CCB} = 5 V \pm 0.5 V$		7		
t _{PLH(A-B)}	A (input) to B (output) See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		50		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		26		
			$V_{CCB} = 5 V \pm 0.5 V$		33		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		5.3	ns	
	Propagation delay time (low to high), from B (input) to A (output) See Figure 8	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.5		
			$V_{CCB} = 5 V \pm 0.5 V$		0.5		
t _{PLH(B-A)}			$V_{CCB} = 2.5 V \pm 0.2 V$		36		
	3	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		16		
			$V_{CCB} = 5 V \pm 0.5 V$		20		
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$			200		
t _{en(OE-A)}	Enable time, from OE (input) to A or B (output)	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		200			
t _{en(OE-B)}		$V_{CCB} = 5 V \pm 0.5 V$			200		
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$			200		
t _{dis(OE-A)}	Disable time, from OE (input) to A	V _{CCB} = 3.3 V ± 0.3 V			200	ns	
t _{dis(OE-B)}	or B (output)	V _{CCB} = 5 V ± 0.5 V			200		
			$V_{CCB} = 2.5 V \pm 0.2 V$		9.5		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		9.3		
			$V_{CCB} = 5 V \pm 0.5 V$		15		
t _{r(Ax)}	Rise time, A port		$V_{CCB} = 2.5 V \pm 0.2 V$	38	199	ns	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	30	150		
			$V_{CCB} = 5 V \pm 0.5 V$	22	109		
			$V_{CCB} = 2.5 V \pm 0.2 V$		10.8		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		9.1		
			$V_{CCB} = 5 V \pm 0.5 V$		7.6		
t _{r(Bx)}	Rise time, B port		$V_{CCB} = 2.5 V \pm 0.2 V$	34	186	ns	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	23	112		
			$V_{CCB} = 5 V \pm 0.5 V$	10	58		

Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	MIN MAX	UNIT	
			$V_{CCB} = 2.5 V \pm 0.2 V$	5.9		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	6		
	Fall time A part		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	13.3		
t _{f(Ax)}	Fall time, A port		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	6.9		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	6.4		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	6.1	ns	
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	7.6	115	
	Fall time, B port	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	7.5		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	8.8		
t _{f(Bx)}			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	13.8		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	16.2		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	16.2		
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		1		
t _{sk}	Channel-to-channel skew	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	ns	
		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		1		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	18		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	21		
	Maximum data rate		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	23	Mhaa	
			$V_{CCB} = 2.5 V \pm 0.2 V$	2	Mbps	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	2	1	

6.10 Switching Characteristics— $V_{CCA} = 2.5 V \pm 0.2 V$

PARAMETER		TEST	CONDITIONS	MIN MAX	X UNIT	
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3.2		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.3		
teru (r. ex	Propagation delay time (high to low), from		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	3.4		
t _{PHL(A-B)}	A (input) to B (output) See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	6.3		
	-	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	6		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	5.8		
			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3	ns	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.6		
	Propagation delay time (high to low), from		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.3	* - -	
t _{PHL(B-A)}	B (input) to A (output) See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	4.7		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.2		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4		
			$V_{CCB} = 2.5 V \pm 0.2 V$	3.5	-	
	Propagation delay time (low to high), from A (input) to B (output) See Figure 8	Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.1		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.4		
t _{PLH(A-B)}			$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3.5		
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.1		
			$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	4.4		
			$V_{CCB} = 2.5 V \pm 0.2 V$	2.5	ns	
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.6	-	
	Propagation delay time (low to high), from		$V_{CCB} = 5 V \pm 0.5 V$	0.7		
t _{PLH(B-A)}	B (input) to A (output) See Figure 8		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.5		
	-	Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.6		
			$V_{CCB} = 5 V \pm 0.5 V$	1		

Switching Characteristics— $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (continued)

PARAMETER		TEST	MIN MAX		UNIT		
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$			200		
t _{en(OE-A)}	Enable time, from OE (input) to A or B (output)	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$			200	ns	
t _{en(OE-B)}	(carbon)	$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		200		1	
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$					
t _{dis(OE-A)}	Disable time, from OE (input) to A or B (output)	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$			200	ns	
t _{dis(OE-B)}	(output)	$V_{CCB} = 5 V \pm 0.5 V$			200		
			$V_{CCB} = 2.5 V \pm 0.2 V$		7.4		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		6.6		
			$V_{CCB} = 5 V \pm 0.5 V$		5.6		
t _{r(Ax)}	Rise time, A port		$V_{CCB} = 2.5 V \pm 0.2 V$	34	180	ns	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	28	150		
			$V_{CCB} = 5 V \pm 0.5 V$	24	105		
			$V_{CCB} = 2.5 V \pm 0.2 V$		8.3		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		7.2		
	Diag time, D. part		$V_{CCB} = 5 V \pm 0.5 V$		6.1		
t _{r(Bx)}	Rise time, B port		$V_{CCB} = 2.5 V \pm 0.2 V$	35	170	ns	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	24	120		
			$V_{CCB} = 5 V \pm 0.5 V$	12	64		
	Fall time, A port		$V_{CCB} = 2.5 V \pm 0.2 V$		5.7		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.5		
			$V_{CCB} = 5 V \pm 0.5 V$		5.3		
t _{f(Ax)}			$V_{CCB} = 2.5 V \pm 0.2 V$				
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$				
			$V_{CCB} = 5 V \pm 0.5 V$		5.8		
			$V_{CCB} = 2.5 V \pm 0.2 V$		7.8		
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		6.7		
			$V_{CCB} = 5 V \pm 0.5 V$		6.6		
t _{f(Bx)}	Fall time, B port		$V_{CCB} = 2.5 V \pm 0.2 V$		8.8	ns	
		Open-drain driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		9.4		
			$V_{CCB} = 5 V \pm 0.5 V$		10.4		
		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$			1		
t _{sk}	Channel-to-channel skew	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$			1	ns	
		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$			1		
			$V_{CCB} = 2.5 V \pm 0.2 V$	20			
		Push-pull driving	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	22			
	M		$V_{CCB} = 5 V \pm 0.5 V$	24			
	Maximum data rate		$V_{CCB} = 2.5 V \pm 0.2 V$	2		Mbps	
		Open-drain driving	V _{CCB} = 3.3 V ± 0.3 V	2			
			$V_{CCB} = 5 V \pm 0.5 V$	2			

SCES853C-NOVEMBER 2013-REVISED JANUARY 2017

www.ti.com


Texas Instruments

6.11 Switching Characteristics— $V_{CCA} = 3.3 V \pm 0.3 V$

PARAMETER		TEST (CONDITIONS	MIN		UNIT	
			$V_{CCB} = 3.3 V \pm 0.3 V$		2.4		
	Propagation delay time (high to low),	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		3.1		
t _{PHL(A-B)}	from A (input) to B (output) See Figure 8	On en ducin deixin e	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.2		
	, in the second s	Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		4.6		
			$V_{CCB} = 3.3 V \pm 0.3 V$		2.5	ns	
	Propagation delay time (high to low),	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		3.3		
PHL(B-A)	from B (input) to A (output) See Figure 8	On en ducin deixin e	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		124		
	, in the second s	Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		97		
		Duch aufficiaire	$V_{CCB} = 3.3 V \pm 0.3 V$		4.2		
	Propagation delay time (low to high),	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		4.4		
PLH(A-B)	from A (input) to B (output) See Figure 8	On en ducin deixin e	$V_{CCB} = 3.3 V \pm 0.3 V$		4.2		
	, in the second s	Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		4.4		
		Duck cull deixing	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2.5	ns	
	Propagation delay time (low to high),	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		2.6		
PLH(B-A)	from B (input) to A (output) See Figure 8		$V_{CCB} = 3.3 V \pm 0.3 V$		2.5		
	C C	Open-drain driving $V_{CCB} = 5 V \pm 0.5 V$			3.3		
en(OE-A)	Enable time, from OE (input) to A or B	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		200			
en(OE-B)	(output)	V _{CCB} = 5 V ± 0.5 V		200	ns		
dis(OE-A)	Disable time, from OE (input) to A or B	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$			200		
	putput)	$V_{CCB} = 5 V \pm 0.5 V$			200	ns	
	Rise time, A port		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.6		
		Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		5		
r(Ax)		Open-drain driving	$V_{CCB} = 3.3 V \pm 0.3 V$	25	140	ns	
		Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$	19	102		
		Duck cull deixing	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		6.4		
		Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		7.4	ns	
r(Bx)	Rise time, B port	On en ducin deixin e	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	26	130		
		Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$	14	75		
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.4		
		Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		5		
f(Ax)	Fall time, A port		$V_{CCB} = 3.3 V \pm 0.3 V$		6.1	ns	
		Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		5.7		
			$V_{CCB} = 3.3 V \pm 0.3 V$		7.4		
		Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$		7.6		
(Bx)	Fall time, B port		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		7.6	ns	
		Open-drain driving	$V_{CCB} = 5 V \pm 0.5 V$		8.3		
		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$			1		
sk	Channel-to-channel skew	$V_{CCB} = 5 V \pm 0.5 V$			1	ns	
		D H H H H	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	22			
	•• • • • •	Push-pull driving	$V_{CCB} = 5 V \pm 0.5 V$	24			
	Maximum data rate		$V_{CCB} = 3.3 V \pm 0.3 V$	2		Mbps	
		Open-drain driving	$V_{\rm CCB} = 5 \ V \pm 0.5 \ V$	2			



6.12 Typical Characteristics





TXS0104E-Q1 SCES853C – NOVEMBER 2013 – REVISED JANUARY 2017

7 Parameter Measurement Information

7.1 Load Circuits




Figure 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver





Figure 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver




TEST	S1
t _{PZL} / t _{PLZ} (t _{dis})	$2 \times V_{CCO}$
t _{PHZ} / t _{PZH} (t _{en})	Open

Figure 6. Load Circuit for Enable-Time and Disable-Time Measurement

- 1. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- 2. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- 3. V_{CCI} is the V_{CC} associated with the input port.
- 4. V_{CCO} is the V_{CC} associated with the output port.



7.2 Voltage Waveforms






Figure 7. Pulse Duration



- 1. C_L includes probe and jig capacitance.
- Waveform 1 in Figure 9 is for an output with internal such that the output is high, except when OE is high (see Figure 6). Waveform 2 in Figure 9 is for an output with conditions such that the output is low, except when OE is high.
- 3. All input pulses are supplied by generators having the following characteristics: PRR< 10 MHz, $Z_0 = 50 \Omega$, dv/dt > 1 V/ns.
- 4. The outputs are measured one at a time, with one transition per measurement.
- 5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- 6. t_{PZL} and t_{PZH} are the same as t_{en}.
- 7. t_{PLH} and t_{PHL} are the same as t_{pd} .
- 8. V_{CCI} is the V_{CC} associated with the input port.
- 9. V_{CCO} is the V_{CC} associated with the output port.




Figure 9. Enable and Disable Times



8 Detailed Description


8.1 Overview

The TXS0104E-Q1 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. $10-k\Omega$ pullup resistors, commonly used in open drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open drain applications, the device can also translate push-pull CMOS logic outputs.



TXS0104E-Q1 SCES853C – NOVEMBER 2013 – REVISED JANUARY 2017

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

TXS0104E-Q1 SCES853C - NOVEMBER 2013 - REVISED JANUARY 2017

8.3 Feature Description

8.3.1 Architecture

The TXS0104E-Q1 architecture (see Figure 10) does not require a direction-control signal in order to control the direction of data flow from A to B or from B to A.




Figure 10. Architecture of a TXS01xx Cell

Each A-port I/O has an internal 10-k Ω pullup resistor to V_{CCA}, and each B-port I/O has an internal 10-k Ω pullup resistor to V_{CCB}. The output one-shots detect rising edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T2) for a short duration which speeds up the low-to-high transition.

8.3.2 Input Driver Requirements

The fall time (t_{fA} , t_{fB}) of a signal depends on the output impedance of the external device driving the data I/Os of the TXS0104E-Q1 device. Similarly, the t_{PHL} and maximum data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

8.3.3 Power Up

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first.

8.3.4 Enable and Disable

The TXS0104E-Q1 device has an OE input that disables the device by setting OE low, which places all I/Os in the high-impedance state. The disable time (t_{dis}) indicates the delay between the time when the OE pin goes low and when the outputs actually enter the high-impedance state. The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE pin is taken high.

8.3.5 Pullup and Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k Ω pullup resistor to V_{CCA}, and each B-port I/O has an internal 10-k Ω pullup resistor to V_{CCB}. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10-k Ω resistors).

8.4 Device Functional Modes

The TXS0104E-Q1 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



9 Application and Implementation

9.1 Application Information

The TXS0104E-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The TXS0104E-Q1 device is ideal for use in applications where an open-drain driver is connected to the data I/Os. The TXS0104E-Q1 device can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0104-Q1 device might be a better option for such push-pull applications.

9.2 Typical Application




Figure 11. Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage range	1.65 to 3.6 V		
Output voltage range	2.3 to 5.5 V		

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXS0104E-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXS0104E-Q1 device is driving to determine the output voltage range.
 - The TXS0104E-Q1 device has 10-kΩ internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.

(1)

STRUMENTS

An external pulldown resistor decreases the output V_{OH} and V_{OL}. Use Equation 1 to calculate the V_{OH} as a result of an external pull down resistor.

 $V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$

where

- V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor

9.2.3 Application Curve




Figure 12. Level-Translation of a 2.5-MHz Signal

10 Power Supply Recommendations

The TXS0104E-Q1 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCB} accepts any supply voltage from 2.3 V to 5.5 V and V_{CCA} accepts any supply voltage from 1.65 V to 3.6 V as long as Vs is less than or equal to V_{CCB} . The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The TXS0104E-Q1 device does not require power sequencing between V_{CCA} and V_{CCB} during power-up so the power-supply rails can be ramped in any order. A V_{CCA} value greater than or equal to V_{CCB} (V_{CCA} \geq V_{CCB}) does not damage the device, but during operation, V_{CCA} must be less than or equal to V_{CCB} (V_{CCA} \leq V_{CCB}) at all times.

The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.




11 Layout


11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

11.2 Layout Example





TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Introduction to Logic

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



19-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TXS0104EQPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	04EQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

19-Jun-2014

OTHER QUALIFIED VERSIONS OF TXS0104E-Q1 :

Catalog: TXS0104E

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0104EQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

9-May-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0104EQPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated